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Abstract
In these last decades the importance of electronics in automotive environment has
had an exponential increase. Electronic Integrated Circuits (ICs) are now playing
a primary role in the economy of vehicles, especially since special laws and strict
safety requirements have been introduced. The aim of the thesis, developed within
Austriamicrosystem design centre of Navacchio (PI), is the design and the verifica-
tion of a digitally controlled output stage. Output stages are the final components
of many sensor-based ICS. In fact their typical signal-chain starts from the sensing
of a physical phenomenon, passing by its transduction in an electrical quantity, its
digital conversion and processing and ends with the drive of an actuator. The task
of an output stage is to interpret the input digital signal and consequently drive
an actuator. The target of this work was to improve the performances of the cur-
rent output stage company solutions. This target has been achieved through the
development and realization of a digitally-controlled loop. The proposed solution
guarantees a performance improvement and adds the possibility to cyclically mon-
itor the output voltage, detecting issues and reporting errors. A control algorithm
has been developed and validated through its insertion in a mathematical mod-
eling of the system. Then, to experimentally validate this control algorithm, an
Integrated Circuit has been designed, realized and lastly measured. This thesis fol-
lows the workflow behind the realization of the Integrated Circuit and its successive
measurement.
Chapter 1 introduces the key aspects of automotive grade ICs focusing on
performances, peculiarity and safety aspects of the output stages. Then it presents
a measurement analysis of the current solution pointing out its performances and
weaknesses.
Chapter 2 describes the flow of the development of the architecture of the
implemented system. Then the architectural structure of the system is presented
and analyzed in details, justifying the adopted solution: the implementation of a
digitally controlled loop. Eventually a general description of control algorithms is
shown and two possible solutions for the controller are proposed.
Chapter 3 contains a detailed description of the system model. The proposed
solutions, chosen in chapter 2, are compared and then analyzed with the presenta-
tion of the results of the simulations that lead to the choice of the selected algorithm.
Chapter 4 illustrates and discusses the physical implementation of the system.
It follows a description of the developed VHDL modules to implement both the
controller and the hardware which are necessary to test the system and perform
the measurements. Lastly the evaluation PCB board implemented is described and
shown.
xi
Chapter 5 describes the automatic evaluation software and shows the per-
formed measurements. Then the measurement results are shown pointing out and
illustrating the improvement of the performances compared to the previous solution.
xii
Chapter 1
Automotive Output Stages
This chapter will introduce the key aspects of automotive grade ICs focusing on
performances, peculiarity and safety aspects of the output stages. Then it will
present a measurement analysis of the previous chip compared to the state-of-the-
art solutions. The results of this analysis are useful to understand which actions
can be taken to improve the performance of the starting solution.
1.1 Automotive Integrated Circuits
In the last twenty years the role of electronics in automotive advancements gained
primary importance. Electronic systems started to appear in vehicles in the 1980s
and now, most of today’s cars have several hundreds of separate electronic controllers
(ECUs), 4 kilometers of electrical cables and 100 million lines of software code.
Therefore industry observers expect electronic components to account for 40%
of total car production costs in the near future. Car producers are already relying
more heavily on electronics technology, with electronic components making up 10-
15% of the total production cost of a 2007-model compact car, for 20-30% of the
cost of luxury models, and for around 50% in the case of hybrid electric vehicles.
Electronic components currently comprise some 20-30% of total costs for all car
categories, and this figure is expected to reach 40% by 2015.
Nowadays, materials and components represent 70% of total car production
costs, while labour costs account for 15% and miscellaneous expenses for the re-
maining 15%. If present trends continue, by 2015 electronic component costs will
comprise the majority of materials and components costs.
Moreover, driven by the continuous requests to develop new safety and infotain-
ment devices, the automotive IC market is forecast to grow 52% from US$18.2
billion in 2012 to US $27.7 billion in 2016. If this trends will be confirmed, this
1
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Figure 1.1: Automotive IC market forecast
growth will translate into an average annual increase of 11%. See figure 1.11
Today’s vehicles are pervaded with a diverse range of electronic systems used to
realize different functionalities for performance, safety and comfort requirements.
Electronic systems tend to replace those mechanical and electromagnetic because
of their many advantages in terms of reliability and flexibility. For instance since
modern pollution laws have been introduced, the development of electronic control
systems to monitor the engine functionalities has become necessary to increase the
vehicles efficiency and minimize their environmental impact.
The diffusion and the need to implement these systems has led to a growing need
to develop automotive specific integrated circuits, capable of operating in harsh
environmental conditions, ensuring at the same time strict safety requirements.
While standard electronic devices have to guarantee their functionalities at max-
imum 40◦C, all engine related electronics have to operate normally at temperature
of 150◦C.
Moreover electronic devices are also used to implement the safety control units
of a vehicle, such as braking and steering system or for example in the realization of
pressure and temperature monitoring systems. Therefore it is extremely important
to guarantee the best quality level and a low level of failure rate during all the
operation lifetime of these devices.
For these reasons the design of automotive integrated circuits is a difficult chal-
lenge: designers have to take care of a huge number of different requirements, con-
1Source:IC Insights
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Figure 1.2: Examples of electronic devices in a Vehicle
Parameter Consumer Automotive
Temperature 0 to 40 ◦C -40 to 150◦ C
Maximum Voltages 3.3 to 5V >70V
Power <5W up to 100W
Operation Time 1-3 years up to 25 years
Humidity Low 0 % to 100%
Tolerated Field Failure Rate <1000 ppm target→zero defect
ESD 4-8kV 4-8kV IC level
Table 1.1: Consumer vs Automotive IC requirements
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sidering many trade-off between costs, area and robustness to harsh environmental
and electrical operating conditions.
Indeed, automotive grade ICs have to guarantee their functionalities over the
operative range of supply voltages and temperature satisfying very stringent re-
quirements.(See table 1.1)
As a consequence of the constant increase of the importance of electronics in
modern vehicles, car and semiconductor producers have established the interna-
tional Automotive Electronics Council (AEC) for the purpose of establishing com-
mon part qualification and quality system standards. Nowadays every automotive
integrated circuit sold has to fulfill all the requirements defined in AEC-Q100, an in-
ternational standard developed by the AEC in order to define standards for reliable,
high quality automotive electronic components.
As a result, the development phase of automotive integrated circuits involves
three different design aspects:
• Design for Performance;
• Design for Quality;
• Design for Safety.
1.1.1 Design for Performances
The Design for performance involves all those aspects that designers must take
into account in order to improve the overall performances of an IC. Car producers
are constantly pushing for innovative electronic systems demanding at the same
time cost-effective products. In this phase the main trade-off is between area, and
power consumption. Reducing area means to integrate on the same die different
functionalities, reducing the number of electronic ICs and consequently the overall
cost of the product. This reduction is a great challenge, in fact designers have to
spend more energies coping with all the issues of having more noise and interferences.
Those issues can significantly reduce the overall performances of the IC. Power
consumption is another critical aspect of this challenge, the trend is to achieve
better performance, when possible, with less power dissipation. In fact car makers,
in order to reduce fuel consumption, need to minimize the total power dissipated
by the electronics of the vehicle.
1.1.2 Design for Quality
Designing for quality means evaluating all those aspects necessary to ensure that
the IC is working properly completing the task for it was designed. Designers
have to take all the countermeasures in order to identify faulty and weak devices.
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Identifying all the possible weaknesses of an IC is crucial also in the early stage of
the design, in fact in this phase it is possible to modify topologies and solutions to
avoid potential weaknesses. The necessity to reach a ”zero-defect” target has led to
the implementation of many standardized design methodologies widely analyzed in
literature:
Design for Test DFT means to increase the observability and controllability cov-
erage at test. Designers often add SCAN chains or testing analog multiplexers
to have the possibility to read-out the voltage on internal nodes.
Design for Manufacturability DFM describes the process of designing in order
to facilitate the manufacturing process with the purpose of reducing its cost.
DFM guidelines are based on the data of previous products with the target
of acquiring knowledge about possible production related failures.
Statistical Analysis A statistical analysis during the test of the devices is im-
portant in order to recognize weak devices that respect the specifications. A
statical distribution of the previous devices is calculated in order to screen
the devices with parameters far away from the other devices. Screening those
devices permits to improve the lifetime of the IC.
High Temperature Operating Life HTOL is a reliability test applied to de-
termine the intrinsic reliability of ICs. It consists in the application of a high
temperature and voltage stress on the semiconductor devices over long peri-
ods. The main aim of the HTOL is to accelerate the aging of the devices,
permitting to highlight lifetime issues. This test is performed to evaluate the
lifetime and failure rate of the larger population calculating the FIT(Failure
in Time) and MTTF(Mean Time To Failure). This reliability stress is some-
times referred to a ”Extendend Burn In Test” and is used to trigger potential
failure modes.
1.1.3 Design for Safety
Safety has a primary role in the design of automotive IC, in fact designers have
to develop products able to prevent harms and injuries to the customers if a fault
condition occurs. During the development of the system the effects of single and
multiple faults are investigated together with the system behaviour in that peculiar
situations. Every system has to be designed with the aim of minimizing all the
possible causes of injury for the users.
Lately a new automotive standard for functional safety has been developed: the
ISO26262 Road vehicles - Functional safety standard. This standard, derived from
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Figure 1.3: ISO 26262 as a derivative from IEC61508 Functional Safety standard.
Probability of exposure
Exposure Controllability ASILSeverity
Severity of Failure
Figure 1.4: ASIL risk classes determination
the Industry Functional Safety standard IEC61508, has been adapted for the auto-
motive electric and electronic industry.(figure 1.3)
The ISO26262 standard introduces the idea of controllability: the ability to avoid
hazardous events by the action of the driver. Moreover it provides an automotive
specific lifecycle, defining the necessary activities to be performed for each stage of
this lifecycle. Furthermore every safety-related activity has to be kept on record
during the entire lifetime of the electronic systems, from the early design to the
final production phase. The ISO26262 redefines the first three SIL levels (Safety
Integrity Level) of the IEC61508 standard in four levels, named ASIL (Automotive
Safety Integrity Level), specifying the risk and its requirements for risk reduction.
Each safety requirement is assigned an ASIL of A, B, C, or D, with D having the
most safety critical processes and strictest testing regulations. The ASIL does not
address the technologies used in the system; it is purely focused on the harm to the
driver and other road users.
Those risk classes are determined taking into consideration a combination of the
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probability of exposure, the possible controllability by a driver, and the possible
outcome’s severity if a critical event occurs. (figure 1.4)
Severity is a measure of the health consequences of an event. ISO26262 provides
four classes of severity, ranging from no injuries to life-threatening injuries.
Exposure indicates the probability that the fault can occur. The probability of
each condition is ranked on five point scale ranging from incredible to highly
probable.
Controllability measures the probability that harm could be avoided when a fault
occurs. It’s classified on a four point scale from controllable in general to
difficult to control or uncontrollable.
In conclusion ISO26262 standard has become the main new reference for all the
new automotive developed electronic systems. Even if its requirements are estab-
lished for electronic systems, from its rules can be easily derived the requirements
for the ICs that compose the electronic systems.
1.2 Smart Output Stages
Nowadays engineers have to face a difficult challenge in selecting the proper mix of
analog and digital techniques to design ICs. In fact there’s the constant push to
develop and design innovative functionalities with improved performances, and the
tendency to embed in a single chip all the necessary blocks such as sensors, data
converters, digital signal processing units and output stages. In fact output stages
are the final components of many sensor-based ICS. Many sensors-based ICs presents
a signal-chain which starts from the sensing of a physical phenomenon, passing by
its transduction in an electrical quantity, its digital conversion and processing, and
ends with the drive of an actuator. The task of an output stage is to interpret the
input digital signal and consequently drive an actuator.
To accomplish all those functionalities there is the need to realize a system able
to acquire data dealing with the analog real-world, as the majority of the sensors
are analog, and to digitally process those data. In many cases those data are made
available to more complex digital systems, in which the IC is incorporated. Instead,
in others instead there is the necessity to implement a chain composed of a DAC
followed by an analog output driver downstream from the DSP unit.
Often the presence of an analog output driver is due to the exigence to extend
the driving capability of the system and improve the behaviour of the system dealing
with different output loads and conditions.
The typical chain of these systems is shown in figure 1.5. The integrated sensor
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Figure 1.5: Simplified High-Level functional Diagram
is able to transduce the physical quantity of interest into an analog voltage, which
is then converted into a digital code by an ADC converter. Those digital data are
post-processed by the DSP unit and finally taken as an input from the output stage,
composed of a DAC converter and an analog driver.
Those output stages have many automotive applications, in fact they are used
in every automotive integrated sensor that has the necessity of an analog output.
It is easy to understand that those output stages have to be collocated within
an automotive environment and this means that a particular care has to be taken
in order to guarantee the same features which are common to all the automotive
ICs such as:
• Robustness to overvoltage and short-circuit;
• Robustness to polarity inversion;
• Electrostatic Discharge protection performances (ESD);
• Electromagnetic Immunity performances (EMI);
• Electromagnetic Compatibility performances (EMC);
• Robustness to water, oil, dust and fuel;
• Robustness to shocks and vibrations.
The development of those output stages involves two main directions. On one
hand a large amount of effort has to be made by companies in order to design new
circuit topologies able to fulfill the stringent automotive requirements as well as to
achieve improved performance in terms of die-area, power consumption, efficiency
and linearity.
On the other hand there is the growing necessity to expand the functionalities of
those systems with the implementation of auto-diagnostic features. These features
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are often implemented through the monitoring of the output voltage value. The
possibility to autonomously sense its output can improve the system in several
ways: firstly through auto-diagnosis is possible to implement control algorithms
able to act in multiples ways depending on the fault detected. Often, in fact,
diagnostic features are implemented using ranges of the output dynamic: called
failure bands. Failure bands are reserved ranges of the output dynamic, unused
during the normal functionality of a device. However whenever a fault is detected
the output is switched to one of these failure bands. Those bands are often organized
to facilitate the identification of the failure from the value of the output voltage.
Secondly the output monitoring may help the system to detect deviations from
the ideal functionality, due for example to imprecise voltage references or to tem-
perature drift. This aspect is very important if the detected output deviations are
used to correct those errors and assure a more reliable behaviour of the system.
A similar structure to the one presented in figure 1.5 is common to many indus-
trial or automotive sensors-based ICs. A couple of examples can be:
• Rotary and Linear Magnetic Position Sensors:
(AMS AS5262, AS5163, AS5262, AS5263; Melexis MLX90360, MLX90364,
MLX90316, MLX90324; Infineon TLE5009,TLE5109);
• Pressure Sensors:
(Melexis MLX90807,MLX90808; Infineon KP235 KP236).
1.3 An example of application: Magnetic Encoders
Automotive output stages can be found in several automotive chips, the one chosen
as a starting point for the development of this thesis work is the output stage of
the AMS chip AS5162, a contactless angle position sensor for accurate angular
measurement.
1.3.1 Magnetic Rotary Encoder Basic’s
A magnetic rotary encoder is an integrated sensor with built-in Hall elements. A
proper arrangement of multiple Hall elements can detect magnetic fields over the
surface of the chip. A magnet is placed over the chip and, with a digital signal
processing, the chip can precisely detect the rotating angle of the magnet.
Hall sensors arranged and combined in a circular on-chip array, provide Sin(α)
and Cos(α) signals, succesively digitized by two parallel ADC’s and digitally filtered
in order to reduce noise. Finally the DSP unit converts Sin and Cos signals into
Angle and Magnitude signals with a rectangular to polar coordinate transformation.
This sensing structure guarantees:
10 Chapter 1. Automotive Output Stages
Figure 1.6: Angle Position Sensors - Automotive Applications
• A contactless measurement : there are no moving parts in the chip, no other
components are required. This means high reliability and robustness against
humidity dust and dirt;
• Funcionalities over a wide temperature range: -40◦C up to 150 ◦C;
• High Tolerance to unwanted external magnetic fields : there is an automatic
compensation against external magnetic stray fields.
• Low Power Consumption.
Typical automotive applications of angle position sensors are throttle and valve
position sensing, gearbox position sensor, pedal position sensing and contactless
potentiometers and others shown in figure 1.6.
1.3.2 General Structure
The structure of the chip could be seen in figure 1.7. This is a system-on-chip,
combining integrated Hall elements, analog front end, digital signal processing and
automotive protection features in a single device.
A 12-bit digital signal comes from the digital signal processing (DSP) unit of
the chip, this signal carries the angular measurement information. A 12-bit Digital-
to-Analog converter (DAC) converts this information in an analog signal which is
the input of the ouput analog driver. The reference voltage for the DAC is taken
from VDD. In this mode, the output voltage is ratiometric to the supply voltage.
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Figure 1.7: AS 5162 High Level Block Diagram
This signal is a 12-bit ratiometric analog output voltage from rail to rail ( 0V
to VDD) over the complete rotation range of the magnet. In order to avoid the non
ideality issues due to saturation effects of the output stage transistors, functions
with the task of improving system linearity are implemented. The AS5162 operates
at a supply voltage of 5V. Supply and output pins are protected against overvoltage
up to +20V. Furthermore the supply pins are protected against reverse polarity up
to -20V.
Auto-diagnostic features and fault detection are implemented through the failure
bands mechanism. In this case in fact, those bands are defined with fixed levels:
from 0 to 4% of the supply range for the low band, from 96% to 100% for the high
one. Different issues can be diagnosticated:
• Overvoltage;
• Broken VDD;
• Broken VSS;
• Short Circuit output.
This mechanism is often preferred to others because it permits to realize features
that normally can require an extension of the number of the pins of the chip which
can increase its packaging costs.
1.3.3 DAC & Output Driver Performances
This thesis work starts from the analysis of the performances of the chain com-
posed by the DAC converter and the Outputdriver in the AS5162 chip. The results
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Figure 1.8: Digital to Analog Converter Ideal Transfer Function
of these considerations are the starting point of the thesis workflow.
To begin with, it is appropriate to define the parameters which describe the per-
formances of this chain. The input of the whole chain is a 12-bit digital signal, while
the output signal is an analog voltage, consequently the whole chain could be seen
as a high level DAC. Therefore the system performances could be described with
the standard parameters of DAC converters.
A DAC assigns to a limited number of discrete digital input codes a correspond-
ing number of discrete analog output values. Consequently the transfer function of
a DAC is a series of discrete points, where the height of a step between successive
analog outputs is defined as a LSB. The LSB is often used as the reference unit for
the specification parameters. In the end, a DAC can be considered as a digitally
controlled potentiometer whose outputs are fractions of the full scale that depend
on the input code.
Ideal Transfer Function
The DAC theoretical ideal transfer function would be a straight line composed of
an infinite number of steps. However, practically, it is composed only of a series of
points of the ideal straight line.
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End Point Line
The End Point Line (EPL) is a straight line that connects the first output voltage
to the last output voltage. It is calculated only taking in consideration those two
points, therefore the End Point error plot will always be zero in those points.
Best Fit Line
On the other hand, the Best Fit Line (BFL) uses all the transition points of the
transfer function. The BFL best matches the DAC response measurements.
When the DAC converts static DC signals, its accuracy is affected by static
errors. These errors can be completely described by a definition of a few terms.
The terms are often expressed in LSB units or sometimes as a percentage of the
Full Scale Range.
Gain
While Gain is calculated as the slope of the BFL, the gain error is defined as the
difference between the nominal and the actual gain points on the transfer func-
tion, when the offset error has been corrected to zero. The gain point is the step
value when the digital input is full scale. This non-ideality represents the difference
between the ideal and the actual transfer function slope. Therefore it is correspond-
ing to the same percentage error in each step .(figure1.9(a)2)
Gain[V ] = Slope(BFL) (1.1a)
Gainerror[%] =
[
Gain
V DD
2N
− 1)
]
∗ 100 (1.1b)
Offset
The offset is defined as the difference between the actual offset point and the output
value corresponding to a null input digital code. This non-ideality affects all codes
by the same value and is usually compensated through auto-trimming processes.
Offset corresponds to the value of BFL when the digital input is zero.(figure1.9(b)2)
Offset[V ] = BFL(0) (1.2)
2 ”Understanding Data Converters”- Application Report Texas Instruments, Mixed Signal
Products,1995
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Figure 1.9: DAC Gain and Offset error
Differential Non-Linearity (DNL)
Differential Non-Linearity error (DNL) describes the difference between an actual
step height and the ideal value of 1 LSB. Consequently if two adjacent digital codes
correspond to output analog voltages that are distant exactly one LSB, the differen-
tial nonlinearity error is zero. A DNL less than -1 LSB may lead to a nonmonotonic
transfer function, and, as a consequence, this means that the magnitude of the out-
put can get smaller for an increase in the magnitude of the input code. If a DAC is
non-monotonic its transfer function contains one or more localized maxima or min-
ima. On the contrary a DNL greater than 1 LSB doesn’t lead to a non-monotonic
behaviour but it is still undesirable. In many DAC applications (especially when
they are used for the implementation of closed-loop systems), a non-monotonic
transfer function is unacceptable because it may cause a change of sign in feedback
function. A negative feedback may become positive causing stability issues. DNL
can be expressed in LSB, Volt or as a percentage of full scale.(figure1.10(a)2)
DNL(i)[LSB] =
|Vout(i+ 1)− Vout(i)|
Gain
(1.3a)
DNLerror(i)[LSB] =
|Vout(i+ 1)− Vout(i)− LSBideal|
Gain
(1.3b)
Integral Non-Linearity (INL)
Integral Non-Linearity error is calculated as the deviation of the values on the actual
transfer function from a straight line. This straight line can be either the End Point
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Figure 1.10: DAC DNL and INL error
Line or the Best Fit Line. Those deviations are measured at each step, moreover the
name Integral Non-Linearity derives from the fact that the sum of the DNL from the
bottom up to a particular step, determines the value of the INL at that precise step.
Similarly to the DNL, INL may be expressed in LSB.(figure1.10(b)2). Measuring
those deviations from the End Point Line is more useful for measurement and control
applications of data converters, because error value depends on deviation from the
ideal transfer characteristic.
However, using the Best-Fit-Line method is advantageous because it gives a better
prediction of AC distortion, and its linearity error parameters are lower. That is
important for a Semi-Conductor Company in producing impressive datasheets! The
Best Fit Line is drawn through the transfer function of the converter using standard
curve fitting techniques. In conclusion the INL measured using the BFL method is
only 50% of the value calculated with EPL method.
INL(i)[LSB] =
|Vout(i)−BFL(i)|
Gain
(1.4)
Ratiometric Error
The whole chain has been tested with an operating range of supply voltage of 4.5V
to 5.5V. The ratiometricity error is defined as the percent change away from the
typical output voltage as the power supply voltage changes within the operating
range.
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Outrate[%V DD] =
[
Voutactual − (Vouttypical) ∗ V DDactualV DDtypical
V DDtypical
]
∗ 100 (1.5)
Since automotive ICs have to operate in harsh environment conditions, their
functionalities have to be tested over a wide range of possible temperatures. For
these reasons the performance tests and characterizations of automotive chips are
made on a range of temperature that goes from −40◦C to 150◦C. The target of
these measurements is to evaluate the effects that a variation of the temperature can
have on these parameters, pointing out the critical issues which derive from it. As
a result, all of the parameters that describe the chip behaviour, are calculated and
measured in the boundary temperatures of this range. Moreover other parameters
are defined to characterize the deviations of the chip behaviour against temperature.
Output Thermal Drift
The Output Thermal Drift describes the deviation at a precise temperature of the
output voltage values from their values at the typical operating temperature. This
parameter can be expressed in mV, LSB, as a percentage of VDD or referring it
to the variation of temperature, µV◦C ,
LSB
◦C . In these measurements it has been
calculated as:
OutDrift(+150◦C) = |Vout(+150◦C)− Vout(+25◦C)| (1.6a)
OutDrift(−40◦C) = |Vout(+25◦C)− Vout(−40◦C)| (1.6b)
This parameter has been calculated considering the whole chain: DAC and out-
put driver. However it is important to isolate the two separate terms that contribute
to this non-ideality: the DAC drift and the output driver drift. For a separate study
of the output driver thermal drift it is possible to analyze the measurement of its re-
sponse at different temperatures. While with the measurements of the whole chain
it is easy to study the overall behaviour of this output stage in temperature, with
the driver-only drift measurements it is also possible to determinate the DAC beha-
viour as a difference between the two terms. This analysis is extremely important to
determinate the origin of the non-ideality, to identify the worst behaviour between
the two blocks and, consequently, to design an improved solution.
Error vs Code Analysis
Further analysis has been made to characterize the system: an Error versus Code
Analysis .
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Parameter +25◦C -40◦C +150◦C
Gain [mV ] 1.211 1.208 1.214
Maximum INL [LSB] 2.69 3.34 2.51
Minimum INL [LSB] -2.82 -3.18 -2.72
Maximum DNL [LSB] 3.30 3.31 2.46
Minimum DNL [LSB] -0.82 -1.65 -0.82
Table 1.2: Whole Chain Parameters
Firstly this analysis consists in the study of the output error value while the
input code is varying on the whole input dynamic. The output error is defined as:
OutputError(i)[LSB] =
⌊
(Vout(i)−Gain ∗ i)
Gain
⌋
(1.7)
This analysis performed against temperature. A second analysis studies the
evolution of this output error. Now the parameter under analysis is the difference of
output error between two non-consecutive input codes. The aim of this measurement
is to observe the value of the difference between the output errors when the input
code changes of a variable step within the input dynamic range.
As the output error is a combination of different components, its causes are to be
looked for in the non-linearity of the DAC, as well as in an offset component which
is drifting with temperature. With this measure we want to investigate that this
component is more or less constant within the output dynamic, observing the shape
of the OED (Output Error Difference) function:
OED(i, Step)[LSB] = [OutputError(i)−OutputError(i− Step)]
where Step = 2n and n ∈ {N | 0 ≤ n ≤ 8}
(1.8)
1.3.4 Measurement Results
The results of the measurements of the whole chain are shown in table 1.2.
From the table it is possible to point out how INL and DNL parameters are
influenced by the temperature variation. In this particular case, in fact, our device
seems to work better at a temperature of 150 ◦C. However, further measurements
on a larger number of devices show that the overall behaviour of the system is
highly influenced by temperature variations. This deviation involves the worsening
of linearity performances and drift performances. In oder to investigate the causes
of this worsening, a separate characterisation has been performed. The DAC and
the output driver are tested separately in order to understand which block of the
chain is the source of the specific deviation.
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Figure 1.11: Output Voltage thermal drift
The results of this characterization pointed out that linearity errors are mainly
introduced from the DAC converter, on the contrary the drift of the system char-
acteristic against temperature is caused by the output driver.
Figure 1.11 shows the measured output voltage at different temperatures of
a sample of 50 digital input codes. As we can see the three transfer functions
are translated. Due to this translation, the output voltage value corresponding
to the same digital input code can change up to 30 mV from 150 ◦C to -40 ◦C.
This translation is mainly due to the non-idealities of the output driver, that is
responsible for the 98 % of the thermal drift of the system.
On the whole this is the main weakness of the structure, 30 mV of voltage drift
are associated to a difference of about 25 LSB between the output voltage values at
different temperatures resulting in a maximum absolute drift of about 160µV◦C (0.6
% VDD).
This difference of the output voltage corresponding to the same input code is
unacceptable for applications that require high precision and accuracy.
The results of the error analysis instead give us informations about the shape
of the Output Error(i) and of the OED(i,Step) functions. The measurements show
that the output error function is piecewise constant within the output dynamic
range, this means that the OED(i,Step) function is null for most input codes, al-
most indipendently from the step value. In conclusion there is a high probability
that the error that affects the output voltage values of two non-consecutive input
codes will be the same. The information gives us the confirmation that this er-
ror is mainly composed of the native device offset and of its thermal drift. Other
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Parameter MLX90364 MLX90316
Thermal Offset Drift [%V DD] [−0.2÷ 0.2] [−0.4÷ 0.4]
Ratiometry Error[%V DD] [−0.05÷ 0.05] -1.65
INL [LSB] [−4÷ 4] [−4÷ 4]
DNL [LSB] [0.05÷ 3] [−2÷ 2]
Output Short Circuit Current [mA] 15 [12÷ 15]
Output Load [kΩ] [4.7÷∞] [1÷∞]
Table 1.3: MLX90364 and MLX90316 Parameters
deviations from the ideality are caused by the DAC puntual imperfections, those
imperfections affect the output error value with an average contribution of ± 1 LSB.
From these considerations it is clear the importance of having a DAC with good
linearity parameters.
1.3.5 State Of The Art
Two products that are similar to the one analyzed above manifactured by a direct
Austriamicrosystem-competitor: Melexis Microelectronic Integrated Systems can
be:
• MLX90364 Triaxis Positions Sensor;
• MLX90316 Rotary Position Sensor IC.
These products are magnetic position sensors ICs for automotive environment
and they present a high level structure similar to the one related to AMS AS5162
indicated above in figure 1.7. Their functional diagram includes a processing chain
composed by Triaxis Sensors, ADC converter, DSP unit followed by an output stage
that includes a DAC converter and an analog output driver. The similar high-
level structure of the ICs together with a detailed datasheet of the output stage
(DAC + Output Driver) parameters has led to the choice of these two products as
competitors as it is determinant to analyze only the output-stage behaviour of the
IC to do a proper comparison. Table 1.3. describes the performances of the output
stages of the two selected products. These chips show the same common weakness
due to the thermal drift and similar linearity parameters .
Similar output stage structures are used to realize other typologies of integrated
sensors and can be widely found in other companies’ product portfolios. In fact
wherever there is the need of an analog ratiometric ouput there is an output stage
structure similar to the one described.
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1.4 Target of the Thesis
The target of this thesis is the design of an output stage improving the performances
of the present AMS solution. A particular attention has been spent in implementing
a better solution to reject the output DC offset and its thermal drift. This target
has been achieved by realizing a chip using AMS pre existent IPs and through the
implementation of a digitally-controlled loop. The reason of these particular choices
will be widely described in chapter 2.
Chapter 2
System Architecture
This chapter will describe the workflow and the steps made to realize the system
structure.
It will present the concept and the architecture of the system, describing possible
alternative solutions and justifying each choice made during its development. Fi-
nally the adoption of a digitally controlled loop will be motivated and the algorithms
proposed will be described.
2.1 General Problem Description
In the previous chapter the performances and the parameters of the output stage
have been analyzed. These measurements have been performed on the whole chain
of the output stage and then separately, on the two blocks that compose it. This last
analysis has been crucial to understand which block of the chain is able to influence
more a certain performance than another. In particular, the measurement results
pointed out that the output driver is the main responsible for the offset value of the
thermal drift, while the DAC converter influences mainly the linearity parameters.
The information is important to be able to start an investigation on the possible
architectures which can guarantee a performance improvement.
2.1.1 System Constraints
The aim of this work is to realize and characterize an output stage able to be inserted
in the structure of the chip presented in the previous chapter.
As a result, the structure chosen, has to be able to be interfaced to the chain
composed by the sensors and the DSP unit. The output of the DSP unit is a 12-bit
digital signal, representing the angle information. These data can change with a
period of 111 µs. Hence, the output stage has to be able to perform an analog
conversion of these data, providing an analog voltage value as output. Moreover
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the new designed output stage has still to fulfill all the automotive requirements.
It’s important to notice that the frequency of the input signal is about 9 KHz. This
frequency is relatively low and could expand the possibilities of different choices
among the different topologies of data converters.
All in all, the challenge of this part of the work is to design a new output stage,
trying to achieve a performance improvement in terms of linearity and offset thermal
drift rejection.
2.2 Possible Solutions
Since our goal is a performance improvement of the output stage, this can be
achieved through the redesign of one or both blocks, which is composed of, or
through a completely new designing of the two blocks. However this last possibility
is not the most convenient because it requires a large amount of effort during both
the design and the verification phases. The four possibilities are:
• an Output Driver redesign;
• a DAC redesign;
• a smart combination of the two solutions above;
• a new extra-component to be added to the previous structure.
2.2.1 Output Driver Redesign
The goal that has to be achieved through a redesign of the output driver is a
massive performance improvement in terms of offset and thermal drift rejection.
This weakness is mainly due to two components:
• a randomic contribution;
• a systematic contribution.
The first contribution may be caused, for example, by mismatches in the differential
pair of the input stage of the operational amplifier or mismatches between the
active loads within its topology. Other sources of errors can be leakage currents on
critical high-impedance nodes of the circuit. The systematic contribute is mainly
due to architecture limitations. An example can be the finite gain of the operational
amplifier. These errors weigh more in the first stages of an amplifier where the
overall gain is lower. Furthermore, these non-idealities vary not only according
to temperature changes, but also to the aging of devices. Thermal drift is often
specified through a temperature coefficient expressed in µV◦C . Its characterisation
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through a single parameter is not so easy since there is no guarantee that its trend
will be constant or either monotonic with temperature.
Even if the devices’ aging is often described as a ”drunkard’s walk” phenomenon,
its trend is proportional to the square root of elapsed time, for example a drift of 2
µV after 1000 h will become about 5.9µV after a year.
In conclusion these phenomenons are a great problem for these systems. The
output stages non idealities risk to ruin the overall accuracy of the chain. In many
cases if we want to be able to get out the maximum from a sensor chain we need to
use peculiar techniques since an increase of the size of the components may not be
possible. The most important techniques, widely described in literature are:
• AutoZero techniques (AZ);
• Correlated Double Sampling techniques (CDS);
• Chopper Stabilization techniques.
AutoZero Techniques
The basic concept of AutoZero technique is to sample the unwanted quantity, offset
and noise, and then remove it by subtracting the sampled quantity to the instant-
aneous value of the signal. This cancellation may be done either at the input, at the
output of the op-amp, or at some intermediate node between them. Consequently
if this disturbance remains constant over time, or is affected from a slow drift, it
will be cancelled. This technique is also used to reject the flicker noise, this noise,
in fact, will be high-pass filtered and strongly reduced.
The AZ technique requires at least two phases:
• a sampling phase;
• a signal processing phase.
In the sampling phase, the offset and noise contributions are sampled and stored.
During this phase the amplifier has to be disconnected from the signal chain and
its inputs are short-circuited and set to a proper common mode voltage. In the
second phase, the offset is null through an auxiliary input port using a feedback
configuration or a dedicated algorithm. This can be done storing the value of the
disturbance either in an analog form as a voltage value with the use of a Sample
and Hold circuit, or in a digital form, by using a feedback chain composed of an
ADC and a register. However it is important to notice that during this phase the
output voltage value is forced to a small value.
In the end the input terminals of the op-amp will be connected back to the signal
source for amplification.
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vd(t)
A(vd(t)-vn(t))
A(vd(t)-vn(t))+A(vn(nT))
Figure 2.1: AZ principle
If the disturbance has the same value which it had in the sampling phase it will
be cancelled and our amplifier will be free from any unwanted quantity. Moreover
if the time of the AZ procedure taz is much smaller than the period within two
AZ procedures (T), the amplifier can be blind to the disconnections from the input
source.
This technique is used to cancel offset but also to reduce its low frequency noise.
Figure 2.1. shows the AZ principle; if vd is the differential voltage input, vn is the
disturbance (offset and noise), A is the gain of the op-pamp the output voltage is:
vout = A ((vd(t)− vn(t))) +A (vn(n ∗ T )) (2.1)
The noise spectre after the sampling is replicated in correspondence of the integer
multiples of the sampling frequency, then a linear filter is applied to the sampled
signal. The results of this procedure are:
• the complete cancellation of the DC offset;
• an attenuation of the contribution of the flicker noise ;
• the injection of a foldover component in the power spectral density introduced
by aliasing
The foldover component is the result of the sum of all the replicas of the original
spectrum shifted by the integer multiples of the sampling frequency. The entity of
this sum depends on how many replicas have been added together. The number of
these contributions is:
n = B/fck (2.2)
where B is the noise bandwidth and fck the sampling frequency. This number is
about 1000 in the AZ technique, this means that in baseband we will find
√
1000
replicas of the original noise spectre. All in all, this method completely cancels the
op-amp offset and strongly reduces the flicker noise if fck > fK . However the cost
of this improvement is an increase of the white noise component.
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Figure 2.2: Chopper principle
Correlated Double Sampling
The Correlated Double Sampling is a technique similar to the AZ method. The
principle at the base of those two techniques is almost the same. The diversity
between them is the temporal window to perform the auto-zeroing phase, in fact
it can be described as an AZ followed by a sample and hold operation. The CDS
consists in two consecutive sampling operations: a first one to sample offset and
noise followed by a second sampling of the signal with the instantaneous noise. The
noise is sampled twice within a period: during the first phase of auto-zeroing at time
(nT − T/2), and a second time with the input signal at (nT ) . During the phase
of auto-zeroing the voltages are held and then are connected back for amplification
when needed.
vout = A ((vd(n ∗ T ) + vn(n ∗ T )))−A (vn(n ∗ T − T/2)) (2.3)
This technique is incompatible with continuous-time applications but well suited
to sampled-data system for whom is largely used. Even if the output signal is now
sampled and held, the effect of this technique as far as the rejection of noise and
offset is similar to the AZ. The offset is cancelled, the flicker noise contribution
strongly reduced, as AZ does, but the aliasing effect, introduced by the sampling
process, increases its contribution.
Chopper Stabilization Techniques
The principle of the Chopper Stabilization technique is based on the application of a
modulation in order to transpose the signal to a higher frequency, with a successive
demodulation of the signal after its amplification. The most evident difference of
this technique if compared to the AZ techniques is the absence of a sampling.
Chopper principle is shown in figure 2.2. The input signal is multiplied by
a square wave with period T. Consequently the signal is transposed to the odd
harmonic frequencies of the square-wave spectre. After this modulation the signal
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is amplified and multiplied again by the same square-wave. This operation performs
the demodulation of the signal to the original band. For example, if the input signal
is a dc signal vd, the signal downstream of the chopper modulator is consequently a
square wave with amplitude vd and period T. Assuming that the amplifier has a gain
A and under the hypotesis of an infinite bandwith, the output of the amplifier will
be the same square wave with A∗vd amplitude. As a consequence, the demodulated
signal will be again a dc signal of A ∗ vd value. The final filter is used to reject the
offset and the noise contribution. In fact in the chopper modulation, offset and noise
are modulated only once. This modulation shifts their spectre to the odd harmonic
frequencies of the squarewave, hence their contribution can be removed from the
filter.
Even though the output noise of the chopper modulator is a sum of these shifted
replicas, these replicas are multiplied by 1
n2
and their contribution to the baseband
noise decreases rapidly.
Chopper modulators as well as S/H circuit used in these three techniques are
often realized using simple MOS switches. The non-idealities of these switches may
lead to a residual offset value.
Conclusions
Even if these three techniques are widely used to design high precision amplifiers,
their characteristics make them not so suitable for our system. In fact in our output
stage it is not possible to tollerate continuous switch activities that perform con-
nections and disconnections of the inputs or phases when the output is temporatily
null while the input it is not. In addition, a complete redesign of a such complex
block would have required a lot of effort in terms of time and human resource, as
far as design and verification. Another solution would be a redesign of the output
driver, but maintaining the same topology and trying to improve its offset rejection,
this last possible solution can increase the block size.
2.2.2 DAC Redesign
The other possibility is to perform a DAC redesign. This can be done through a
change of the converter topology or through the improvement of the same topology.
The aim of both these solutions is an improvement of the linearity performance
of the chain, in terms for example of DNL, INL, Gain Error. Offset and thermal
drift are not interested by this modify.
An improved solution for the DAC converter may guarantee the same or better
performances occupying less area, consequently this space can be used to expand
the ouput driver size.
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Improving current DAC solution
The investigation starts with the idea of improving the current topology: a segmen-
ted string DAC (this topology and its characteristics are described in paragraph
2.3.2).
With the maintenance of this topology solution, better linearity performances
can be achieved through an increase of the size of the converter. In fact, matching
errors among the resitors which compose the resistive strings are the principle re-
sponsibles for linearity errors. As a consequence larger size of the resistive string
may help to realize a converter with lower DNL INL errors. On the whole this
price to pay is unacceptable if we consider that a further amount of area has to be
spent to minimize the output driver offset drift untouched by this modify. At last,
diagnostic features of the whole chain would not be improved, remaining the same
of the previous chip.
Changing DAC topology
As described above, the need of using a new topology to obtain the same linearity
performance occupying a lower area, is led to save this area for an output driver
improvement. A conceptual trial is made, through the utilization of a Σ−∆ DAC
converter.
A Σ∆ DAC converter is mostly digital. Its digital section consists of an inter-
polation filter followed by a Σ∆ modulator. So this digital chain is followed by an
analog section composed of a single-bit-DAC and a low pass filter.
The basic principles of a DAC converter can be described as follows. A digital
signal with N bits with a low data rate is the input of the digital interpolation filter.
The digital interpolation filter is a digital circuit which accepts data at a low rate.
It samples them at a higher rate and inserts zeros at this rate, applying then a
digital filter algorithm. The output of this block is a signal with frequency and N
bit. This signal is the input of the Σ∆ modulator. The Σ∆ modulator acts as a LP
filter to the signal, converting the signal into a high rate 1-bit digital signal. Then
a 1-bit DAC (which is simply a switch whose possible outputs are the positive and
negative voltage references, controlled by the MSB of its input signal) converts this
signal in an analog signal. Finally this analog signal is filtered thorugh an external
analog LP filter in order to remove the high-frequency quantization noise.
The idea was to save area moving the complexity towards the digital section
of the chip utilizing this area for the expansion of the output driver. But the im-
plementation of a simulation testbench of this architecture shows several problems.
Firstly, since the digital part of the converter is moved to the digital section, its
supply is at a different voltage [0− 3.3V ]. Consequently an operation of level shift-
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Figure 2.3: Self-Calibrating D/A converter system
ing is introduced in the system; this operation introduces distorsions. To overcome
these problems, a differential-structured LP filter has to be designed. Nevertheless
those structures introduce problems of coupling among the stages. To solve it, it
is necessary to insert buffers and the very buffers, realized with op-amplifier, can
introduce offset contributions. The same problems can be encountered if the LP
filter is realized with operational amplifiers.
Another possible solution, analyzed in literature, can be a self-calibrating DAC
converter system. These systems are structured assuming that the DAC converters
are not continuously in use; periodically in fact, a self-calibrating procedure is used
to eliminate the non-idealities of the conversion. An conceptual example of these
systems is shown in figure 2.3.
The structure of these systems adds to the main DAC converter the presence of
a sub-DAC converter. This converter is used for the self-calibration cycle. During
the calibration cycle, a ramp generator provides an analog ramp. This analog ramp
signal is compared to the output of the main D/A converter. Successively the digital
correction logic generates a digital correction information which is stored in a RAM
memory unit. Then RAM data are used to control the sub-D/A converter to correct
the whole output signal of the DAC converter. When a difference between the ramp
signal and the main DAC output signal is detected, a counting operation starts to
control the output of the sub-DAC converter, adding or subtracting small correction
values to the main DAC converter output. Once the best correction for each code
has been found, its value is stored in the RAM memory. When a code is applied
to the input of the DAC converter, during the normal funcionality, its correction
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value is called from the RAM and applied to the sub-DAC converter obtaining a
corrected output value. However, during the calibration phase, the DAC converter
cannot be used to perform conversions. This fact may be a crucial weakness point
for some applications.
Conclusions
In conclusion, since the output driver change of topology has been excluded for the
reasons described in paragraph 2.2.1, and the possible alternative DAC topology
solutions have encountered difficulties in achieving better performances guarantee-
ing lower area occupation, the topology of the whole output stage is substantially
still the same.
The idea is not to lose time and effort by trying to improve a single block of
the chain because none of these proposed solutions is able to guarantee without
any doubt a sure improvement in terms of both offset rejection, thermal drift and
linearity.
Consequently the target is to improve the current performances with the de-
velopment of a new architecture that can reuse the current output stage structure.
The concept is to add, within the system, an auto-diagnostic feature based on the
real-time monitoring of the output voltage value.
The details of the realized structure are described in the next sections.
2.3 System Concept
The choice described above leads to the necessity of building an overall system able
to provide a performance improvement if compared to the system of the previous
chip, but using the same output stage block. In consequence the aim of this work
is to realize a sub-system to be added to the output stage able to act on the overall
response of the system, achieving all the established requirements.
The proposed solution is based on the realization of a control loop feedback.
The structure of the system has to be able to:
1. self-monitor its output;
2. acquire the output-related information comparing it to a reference;
3. act in order to modify the behaviour of the output stage enhancing its per-
formances.
In order to perform the first task, an ADC converter is instantiated in the test
chip. The idea is to sample periodically the output voltage value and compare it to
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the input digital code of the output stage, realizing a system based on the rereading
of the feedback. In this system the difference between the output digital value
sampled through the ADC and the input code is considered as the error to correct.
The concept is to correct the drift of the output driver taking the ADC transfer
function as reference. This makes sense if we consider that the measurement of the
previous chip has pointed out that the main responsible for the thermal drift of
the overall structure is the output driver. As a consequence, in our idea, once the
correction has been performed, the whole system have to theoretically behave in
terms of offset and thermal drift as the ADC converter does.
Obviously, the operations of sample and correction have to be performed at
minimum once during the temporal window within two consecutive data provided
by the DSP unit.
This means that the ADC has to be able to perform one or more conversions in
less than 111 µs considering the fact that a temporal window will be occupied by
the calculation of the correction to be applied. That fact gives us a constraint as
far as the choice of the right AMS ADC converter for this application. The ADC
structure and its specific temporization are described in the next sections.
2.3.1 General Structure
The functional high-level structure of the system is shown in figure 2.4. As shown
in figure, its structure is composed of a direct chain and a feedback chain. The
direct chain is basically the same as the previous chip. It includes a 12-bit DAC
converter and an analog output driver. In the feedback chain, instead, there is only
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a 12-bit ADC converter. Then, a control unit is inserted into the system with the
task of managing the data that come from the ADC and comparing them to the
system input digital value. Through this comparison the control unit has to be
able to correct the digital input code of the output stage in order to eliminate the
sensed deviations. The secondary functionality of the control unit is to create the
necessary signals to drive the ADC converter. These signals are used to establish
the number of conversions that the ADC has to perform, and to manage its correct
timing.
Our project is the realization of the whole structure instantiating in the system
AMS IP blocks and designing the control unit starting from scratch. In fact the
output stage structure is the same as the previous chip, while the ADC converter
is selected among the possible internal solutions. The advantage of this solution is
mainly the fact that these IP blocks are characterised and their behaviour is known.
This fact will be important in the construction of the system mathematical model,
where each block will be modeled on the basis of its measured behaviour. Moreover
the preliminary knowledge of the performances of these blocks will be crucial in the
understanding of the behaviour of the system.
The system task is twofold: while the direct chain operates as an output stage,
converting the 12-bit digital input signal into an analog ratiometric output voltage,
the feedback chain converts the analog output voltage in a 12-bit digital signal.
Then this digital signal will be available, together with the input signal, for the
control circuitry.
In the next sections each AMS IP block included in the structure is analyzed.
2.3.2 DAC
Segmented Resistor-String DACs
For the DAC converter of the direct chain is used a ”12-bit Segmented Resistor
String” topology.
This topology uses a voltage division operation and is directly derived from the
simplest DAC structure: the Kelvin divider or string DAC.(Figure2.5)1 A 12-bit
resistor string DAC consists of a series of 212 equal resistors with 212 switches. These
switches are positioned between each node of the resistor divider. A decoder decides
which of these switches is the selected and closes it. The output is the voltage value
in correspondance of the node selected. This converter has a simple architecture, its
transfer function is inherently monotonic and its linearity depends on the matching
between the resistors which compose the string. However, the main disadvantage
1Walt Kester ”Basic DAC Architectures I: String DACs and Thermometer (Fully Decoded)
DACs” Copyright 2009, Analog Devices, Inc.
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Figure 2.5: Segmented Voltage-Output DACs, Buffered (a) Unbuffered (b) String DACs
of this structure is its output impedance which is large and also code-dependant (it
grows with the input code). This architecture often requires an op-amp to buffer
its output voltage. With this architecture only two switches can operate during a
transition, resulting in a low glitch architecture ideal for application that require
low distorsions.
The major disadvantage of this topology is the large number of resistors and
switches that are required to implement a high resolution converter (212 for a 12 bit
converter). For these reasons it was not of common use in the past years. Recently,
thanks to the development of boosted scaling technologies, this solution has become
very practical to implement converters in low and medium resolutions.
Anyway, a possible reduction of the number of resistors is often a necessity and
leads to implement a ”segmented” architecture.
The segmented architecture, often called ”Kelvin-Varley Divider”, is composed
at least of two resistor string DACs. The first resistor string is composed of the series
of 2M equal resistors and encodes the MSBs, while the second string includes 2O
resistors encoding the LSBs. In consequence, the overall resolution of the converter
is N=M+O bits. The main advantage of this architecture is the minor number of
required resistors. As an example, a 12-bit segmented DAC, composed of two 6-bit
stages, will require two strings each one of 64 resistors, for a total of 128 elements,
whereas the standard Kelvin-Divider will require 4096 resistors. The advantage in
terms of space required is obvious.
It’s important to notice that, since the resistors value composing the two string
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Figure 2.6: Segmented Voltage-Output DACs, Buffered (a) Unbuffered (b) String DACs
have to be the same, this is not necessary for the two strings. Each resistor has
only to be equal to the others which compose its own string in order to guarantee
a linear behaviour of the converter.
The architecture of a Kelvin-Varley Divider is shown in figure 2.62. It includes
the presence of buffer amplifiers between the first and the second stage. These
buffers are needed to avoid the fact that the second string can load the first one.
Even if this structure is ideally still inherently monotonic, the presence of these
buffers can cause non-monotonicity in the transfer function of the converter, mainly
due to the offset of the operational amplifiers used to implement the buffers. In
fact, in the simpler version of this converter, buffer labeled A, is ideally always at
a lower potential than the buffer B. This may lead to non-monotonicity in the case
in which the A buffer has an output voltage greater than B for offset matters. In
this version the data decoding is just made of two priority encoders.
To avoid these problems, a different version of this converter is made, slightly
complicating the decoding of the MSB strings so that buffer A can only be connected
to the nodes labeled A, buffer B only to B nodes. With this simple modification,
and changing the direction of the LSB string decoding every time that one buffer’s
output voltage is greater than the other, the non-monotonic behaviour is avoided.
This converter is also available in an unbuffered version. In this version all the
resistors of the two strings must be of the same value, excepting for the top resistor
of the MSB string which has to be nominally 1
2O
of the value of the others . An
example of a 6-bit unbuffered segmented converter is shown in figure 2.62(b)3. In
2Walt Kester ”Basic DAC Architectures III: Segmented DACs” Copyright 2009, Analog Devices,
Inc.
3Dennis Dempsey and Christopher Gorman, ”Digital-to-Analog Converter,”U.S. Patent
5,969,657, filed July 27, 1997, issued October 19, 1999.
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this version, if N is the resolution of the converter, the LSB string is composed of
2O−1 resistor string instead of 2O while the MSB is composed of 2(N−O)+1 resistors.
Since there are no buffers, the LSB string loads the MSB one, appearing in parallel
with the last one. This fact results in the required voltage drop of the value of 1 LSB
across the selected LSB string resistor. Hence the circuit is intrinsically monotonic,
but its output impedance still varies with the code.
Parameters
As regard the DAC instantiated in the test chip, it is a segmented unbuffered 12-bit
DAC, composed of two stage of 7-bit (MSB stage) and 5-bit (LSB stage). Thus the
MSB string is composed of 129 resistors, while the LSB string contains 31 resistors.
The average time to perform a conversion is about 10 ns. As previously said, this
topology is similar to the one contained in the AMS previous solution, just few
modifications have been made.
2.3.3 ADC
As said above, the input digital signal of this test-chip has a resolution of 12-bit
and a frequency of about 9 KHz. This constraint is fixed by the requirements. In
fact our system has to be able to interface to the DSP-core of the previous chip.
Consequently, the ADC block has to be chosen, as soon as the number of conversions
is fixed to be made within two changes of the input digital value. This choice is
critical and will influence the development of the whole system. Since the control
system is not yet fixed, an estimate of the number of ADC conversions needed to
perform a complete correction of the non-idealities is made. This number is fixed
at maximum 5 ADC conversions. Consequently, after this choice, we have to be
able to find a control algorithm that can perform the correction using up to 5 ADC
conversions.
Successive-Approximations ADCs
The converter that has been included in the feedback chain of this test chip is an
AMS IP CMOS 12-bit ADC with a ”Successive-Approximations-Register” (SAR)
structure.
The SAR structure has been the main choice for data acquisition for many
years: the classification shown in figure 2.74 helps to understand how resolution
and sampling rate are related to the architecture of an ADC converter. This figure
shows a state-of-the-art related to mid-2005. Recent design improvements have
4Source: Walt Kester ”Which ADC Architecture Is Right for Your Application?” Analog Dia-
logue 39-06,June 2005, http://www.analog.com/analogdialogue
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Figure 2.7: ADC architectures, applications,resolution and sampling rates.
extended the sampling rate of the SAR converters that now is abundantly into the
MegaHertz region.
The basic high-level structure of a SAR converter is shown in figure 2.84, it is
composed of:
• a sample and hold circuit;
• an analog voltage comparator;
• an internal DAC converter;
• a control logic unit;
• a timing conditioning circuit.
The sample and hold circuit is used to keep the input signal constant during
the entire conversion cycle. The comparator is used to compare the held input
voltage value with the output voltage of the DAC, whose value is determined by the
SAR-algorithm implemented in the control logic unit. The result of this comparison
is then stored in the SAR register. The timing-conditioning unit is used both to
interpret the control signals coming from the external, which determines the start or
the abort of a conversion, for the internal timing of the other blocks composing the
converter and to provide external logic signals used to notify the accomplishment
of a conversion (EOC End-Of-Conversion, DRDY Data-Ready,etc.).
The SAR algorithm is practically a binary search algorithm. Initially the SAR
register is set to mid scale, then this value is taken from the DAC that supplies its
analog conversion. This analog voltage is used as a reference by the comparator
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Figure 2.8: Basic Successive Approximations ADC Structure
to make the confrontation with the voltage input value held by the S/H port. If
the DAC output is greater than the input value the MSB of the conversion is reset,
otherwise is set to ”1”.
Successively the digital control unit provides a new code to the input port of the
DAC where the next bit is set to ”1” and the circuit performs another comparison
deciding the value of the N-1 bit of the SAR register. These operations continue
until all the N bit of the SAR register are determined. As a result N cycles of
comparison are performed in order to convert the input analog value into a N-bit
digital signal. It is important to notice that the overall accuracy and linearity of
this converter are determined primarily by the performances of the internal DAC.
The origin of the basic principle of this algorithm can be found back in the
1556, when the mathematician Tartaglia found a solution to determine the minimal
number of weighing operations in order to weigh an integral number of pounds from
1 to 40 lb using a balance scale. He suggested to use the binary series of weights
1,2,4,8,16,32 lb which corresponds to 2N with N ∈ {N − 1, N − 2, ..., 0} for a N-bit
converter. The proposed algorithm is the same used by SAR converters. Figure 2.9
4 shows an example of this algorithm to determine the unknown weight of 45 lbs.
Parameters and Timing
The ADC cell included in the test chip is a 12-bit successive-approximation analog
to digital converter where the DAC sub-block has an architecture based on two
resistor dividers.
The input signals of the block are:
• Vin: input analog voltage: the analog output signal of the test chip;
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Figure 2.9: Successive-approximation ADC algorithm using balance scale and binary
weights
• ADC CLK: 1.2 MHz input clock signal;
• RESET N: Active-Low Reset;
• PD: Power Down;
• START signal.
While the output signals are:
• ADC〈12 : 0〉: 12-bit digital output signal of the test chip;
• EOC: End-Of-Conversion: signal which notifies the end of a cycle of conver-
sion.
The timing diagram is shown in diagram 2.10. The time taken to perform a
conversion is divided into two phase:
1. a tracking time, needed to charge the capacitance of the input S/H port;
2. a conversion time in which the steps of the SAR algorithm are performed.
While the minimum tracking time is about 5.7µs, the conversion time is about 5.3µs.
Consequently a single conversion will be performed in about 11µs.
The transition between the two states is performed through the edges of the
clock signal: the tracking phase starts with the detection of the first positive edge
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Figure 2.10: ADC Timing
ending with the third one, then the remaining 12 cycles are used to perform the 12
steps needed to complete a conversion.
At the end of these cycles the End-Of-Conversion signal is raised. If, at this
point, the signal Power-Down is low the converter acts in ”continuous mode”and
starts with the tracking phase of the second conversion, otherwise the converter
stops to work (Single Conversion Mode). In ”single conversion mode” the signal
START needs to be set high in order to restart a new conversion after that PD will
be raised again.
In summary:
• If PD is low, START and RESET N are high, an A/D conversion starts with
the 1st or the 15th rising clock edge.
A conversion can be aborted:
• Anytime if RESET N is low. In this case the output data will be reset but
the DAC resistive string remains active;
• Anytime if PD is high. The output digital data will be held, the DAC resistive
string is set in High-Z;
• During the 1st and the 2nd clock period if START is low. The output digital
data will be held, the DAC resistive string remains active.
The End-Of-Conversion signal is raised with the 15th rising clock edge, and goes
low with the 16th. Output data typically change after 4 ns the EOC has gone high.
2.3.4 Output Driver
The last AMS IP block that remains to describe is the analog output driver, the
detailed description of this block is not of interest for the purposes of this thesis
for several reasons: firstly a detailed description of this block would take an entire
new thesis work, secondly because, in this thesis workflow, the detailed analysis
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of the topological circuit of this system has not been taken into consideration.
Consequently we only present the high-level features of this block.
This output driver is necessary to buffer the output of the DAC converter and
to add a driving capability to the entire output stage, since the DAC converter is
just a passive resistive string. This block can be simply viewed as an amplifier,
with a buffer configuration. The operational amplifier is composed of two stages:
a folded cascode plus a local class-AB output stage. This output driver presents a
low output impedance and is able to drive resistive loads from 4 up to 10 KΩ, and
capacitive loads up to 20 nF. The frequency response of the driver is the following:
H(s) =
(
1 + sωz
)
(
1 + sωp1
)(
1 + sωp2
) (2.4)
where fp1 = 23.157KHz, fp2 = 4.37MHz, fz = 1.74MHz.However it can be
approximated with a pole-dominant behaviour:
H(s) =
(145.5E3)
(s+ 145.5E3)
(2.5)
Nevertheless, since this output driver is automotive qualified, its main characterist-
ics deal with safety and protection matters. The output driver presents the following
features:
• Protection overvoltage up to 20 V on the supply pins;
• Protection to polarity inversions on the supply pins;
• Protection to short-circuit to VDD on the output pin;
• Protection to short-circuit to ground on the output pin;
• Output current limited to 10 mA.
2.3.5 Conclusions
Clearly, this solution is anything but optimized as far as the area occupation. In fact
a new block, the ADC converter, is introduced in the output stage system, even
if it is highly probable that its occupation in terms of area will be unacceptable
when the new output stage will be introduced in the overall chip. Moreover the
ADC performances have a crucial role in this system since the converter acts as a
a reference for the overall system. If the system works properly, in fact, the control
unit will perform a correction that minimizes the difference between the value sensed
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by the ADC and the input digital code. This is why the ADC is considered the
reference of the system.
However, the implementation of this system and the successive measurements
are important to preliminarly validate the functionality of the overall system. Once
this is evaluated, the aim will be to understand if the same configuration can work
with an output stage with low performances.
Once the system structure is fixed, the workflow will proceed following these
tasks:
1. investigate in order to find one or more control algorithms to perform the
correction of the thermal drift;
2. find a flessible solution to realize the circuit able to do it;
3. build a composite system interfacing the correction circuit with the system;
4. evaluate and analyze with measurements the behaviour of the overall system.
2.4 Control Unit
The only block that composes the system which needs a complete design is the
digital control unit. In the next paragraphs we will analyze the steps made with
the purpose to find a proper control algorithm for this system. The typical aim of
a feedback control algorithm is either the rejection of disturbances or the tracking
of a setpoint. Controllers are added to a system with the purpose of rejecting its
disturbances, and taking action to force the process variables back towards the
desired setpoint when a deviation from it is detected.
Basically the control unit is a digital finite state machine with the following
inputs:
• DSP IN, the 12-bit digital code coming from the DSP unit of the system;
• ADC FB, the 12-bit digital output of the ADC converter of the feedback chain.
while the output of this unit is:
• DAC IN, a 12-bit digital signal which is the input of the DAC converter of
the direct chain of the system.
The control unit has the task of evaluating the deviation between the DSP IN
signal of the system, which can be viewed as the set-point of the system, and
the digitally converted response of the output stage, ADC FB signal. Through this
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comparison the controller has to be able to act in order to minimize those deviations
following the actual set-point of the system.
As underlined in the previous sections of this work, our aim is to minimize the
thermal drift of the offset and the offset disturbance itself in the output stage.
The analog and digital techniques presented previously have proposed several
solutions for the rejection of this kind of disturbances. In all of these solutions
there is the division between a sensing phase in which the disturbance is sensed
and acquired when the inputs are not linked to the system , and a correction phase
in which the correction is performed together with the normal functionality of the
system.
It is important to understand that the use of a digital controller is mainly due to
the exigence of not separating the normal-functionality phase of the system from the
sensing phase of the disturbance. Our target, in fact, is to implement a controller
architecture that acts continuously without requiring functionality interruptions for
providing a refresh of the correction.
Consequently the inserted controller has to be chosen in order to reach a satis-
factory behaviour in terms of rejection of low-frequency and baseband disturbances,
but with an eye to the effects that the insertion of a controller has on the system
response to a set-point change. In fact, if the algorithm is not properly designed, the
response of the controller can be slower and become not suitable for this application.
The development constraints that are fixed at this point are mainly on the
timing structure of the system. The input signal DSP IN defines the set-point of
the structure, it changes with a period of 111 µs, consequently the system has to be
able to follow the input changes. On the other hand, the feedback signal ADC FB,
which carries the information about the actual state of the system is available up
to five times before a new change of the input signal. The controller has to use this
information how many times is it necessary to perform a proper correction of the
input digital value of the output stage DAC IN. This correction will be reflected on
the output analog value of the output stage and will be reread from the feedback
loop.
The error function, calculated by the controller is :
error = DSP IN −ADC FB (2.6)
Since the disturbance is not constant within the dynamics of the output stage,
the controller algorithm can require more than one step for reaching the desired
value. Step by step, the error sensed from the controller has to be decreased by the
action of the controller and the steady-state value of the output stage will be the
one that minimizes or even nullifies this error.
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It follows that, if the use of the system requires the achievement of the min-
imum possible or even null error before a new change of the input digital code, the
algorithm has to converge in less than five cycles. That involves the output value
to change up to five times while the input code is stable.
However the error analysis made in section 1.3.3 pointed out that the error that
affects an input code is often the same or differs little to the one that is associated
with a different input code, this error, in fact, is mainly due to offsets and thermal
drifts. As a result it can take sense perform a single acquisition of the output
value, and calculate the correction associated to the actual input code and make it
available to the output stage with the arrival of the successive input code.
This solution does not guarantee to have nullified the error but only its progress-
ive reduction and can be preferred to the first one if the required specifications are
even satisfied and if we want to avoid multiple changes of the output value when
the input signal is fixed. This last possibility is sensated if we think that probably
the algorithm has already corrected the majority of the present offset during the
first cycles after its startup phase.
2.4.1 Possible Architectural Solutions I : PID
In this section the possible solutions to implement the control algorithm are presen-
ted. This analysis starts with the most widely used and common controller, while
in the next paragraphs we see two possible solutions which derive from it.
Overview
The far most known and widely used controller is the proportional-integral-derivative
(PID) controller. The first theoretical analysis of its behaviour dates back to the
first decade of the XX century. Its evolution goes along with the technology devel-
opment of human society. In fact in the early history of automatic process control,
it was implemented as a mechanical device. Later its realization have evolved to-
wards an electronic analog implementation, whereas nowadays it is mostly digitally-
implemented with the utilization of microcontrollers or FPGAs. Moreover software
implementations of this controller are widely used for their advantages in terms of
cheapness and flexibility.
PID is the most generic control loop feedback mechanism. The mechanism of
control starts with the calculation of the error as the difference between the actual
value of the process variable and a desired reference. It ends with the adjustement
of the input value of the process under control with the aim of minimizing this error.
Its control algorithm is sometimes called three-term control because it uses three
different terms:
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• the Proportional term (P);
• the Integral term (I);
• the Derivative term (D).
The weighted sum of these three terms constitutes the controller response. The
meaning of these three contributions in terms of time can be heuristically interpreted
as follows. While the Proportional term depends on the present detected error and
the Integral one on the accumulation of all the past detected errors, the Derivative
on a prediction of future errors based on the punctual slope of the error function.
The PID solution has historically been considered the best solution if the con-
trolled process behaviour is not yet well-known. The reason of this fact is the
possibility of the PID algorithm of being tuned, modifying the three parameters.
However, if the PID can guarantee the control of the process, it is not sure that the
achieved control is optimal. In fact some process may require only a subset of the
three parameters of the PID controller: this fact can be achieved setting to zero the
remaining unused coefficient.
With this possibility, controllers called PI, PD, P or I are available. PI and
PID controllers are the most common and used: it has been stated that in process
control applications more than 95% of the used controllers are of PI or PID type5.
The PID architecture is well known, but it is better to give a brief description
of the behaviour of each of the three parameters that compose it. Furthermore a
knowledge of the behaviour of each of these terms is important to understand the
functionality principles of other controllers.
As said by the name, the contribution of the proportional term is proportional
to the present error value. The weight of this term is adjusted by multiplying its
value by the Kp constant (Proportional Gain constant). If the proportional gain is
high, the output result, correspondent to a given input error, may greatly vary. As
a consequence of this fact, if the proportional gain is way too high, the system can
become unstable and start ringing, on the contrary a low proportional gain results
in a less responsiveness and sensitiveness of the controller. Even if the sensitivity
of proportional action is often expressed by the Kp constant there is an another
way to specify its efficiency: the state of the percentage of error change necessary
to make the output varies by 100%. Mathematically it is simply the inverse of the
proportional gain and is called proportional band.(ex Kp = 2.5 PB=40%)
Unfortunately a P controller is affected by the phenomenon known as droop
or offset. This phenomenon brings the controlled system to work with a steady-
5”PI and PID controller tuning rules: an overview and personal perspective”, Aidan O’Dwyer,
Dublin Institute of Technology,2006
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state-error. This error, inversely proportional with the proportional gain, can be
corrected dynamically with the insertion of the integral term.
The presence of an integral term gives a contribution to the output response
that is proportional both to the value of the error and to its presence over time
as well. This term provides an integral calculus of the error over time, then mul-
tiplying its value by a constant Ki (Integral gain). Integration is realized either
by mechanism, with an op-amp circuit or by a microprocessor which is executing
digital integral algorithms. Since proportional action is where the error tells the
output how far to move, the action of integral term tells how fast has to move. The
integral term is :
I =
1
τi
∫
e(t)dt (2.7)
The controller multiplies error by time and continuously adds up all those terms
to the output. As with proportional terms the efficacy of integral action can be
expressed by the Ki gain, namely in repeats per minute, or through the integral
time constant τi, in minutes per repeat. A large value of minutes per repeat means
a less aggressive integral action over time.
In digital controllers, once the system error develops and persists through time,
the integral action accumulates a quantity in an integral register. That accumulated
value is added to the output of the controller, reducing the error. Once the error
becomes smaller the integral action proceeds at a slower rate, and stops with the
cancellation of this error.
Consequently with the utilization of an integral terms the steady-state error is
nullified. Since the utilization of Integral controllers is highly effective, often it is
possible to operate the control loop on integral action alone without proportional
action. As with the proportional gain, an excessive integral gain can make the
system to oscillate. In fact if the integration is done too fast, it can saturate the
controller output, either high or low, before the output response acts in order to
make the output value back to the desired setpoint.
Hence, this aspect may cause that the output response can cross over the set
point. This fact results in an overshoot of set point and consequently in an increase
of the settling time or, worse, in oscillations and instability.
One frequent problem is called reset windup or integral windup. It happens
when the process conditions do not make possible for the controller of reach the
desired setpoint. If the setpoint is unreachable from the process, but the integral
action is still running, the accumulated value from the integral register may be large,
as a result of the futile attempt of the controller to reach the unreachable setpoint.
This accumulated value has to be disposed once the setpoint changes to a reach-
able value. If not disposed, in fact, it causes a large overshoot and an unacceptable
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settling time. Various techniques have been developed to avoid the integral win-
dup. In many cases controllers may be built with limits that restrict the maximum
value accumulable by the integral term. Other solutions, instead, contemplate the
possibility that the integral action may be turned off if the system is not in the
controllable region of its dynamic. Occasionally a mechanism of desaturation or
freezing of the integral register may be provided.
The final aspect of a PID controller is the effect of the derivative term. Con-
trollers with derivative actions look at how fast the process variable changes per
unit of time and take actions proportionally to that rate of change. If the error
starts to change at a high rate of speed, the derivative term acts in the order to
counteract this rapid change. A simple analogy can be made using an automotive
analogy: if a driver is driving a very heavy vehicle, preemptively applies the brakes
in order to slow the vehicle approach to an intersection, well knowing the inertia of
its vehicle. The heavier the vehicle, the sooner a wise driver has to brake, to avoid
overshoot before entering into the intersection.
The insertion of a little derivative control is often used to achieve a better stabil-
ity and an improvement of the settling time. However an excessive Kd (derivative
gain) may lead to overshoot and instability. It’s also possible to realize a controller
proportional and derivative, lacking the integral term. PD controllers are commonly
used in application where the windup problem is common and where the offset elim-
ination is not critical. The derivative terms complete the transfer function of the
PID controller as follows:
PID(t) = Kp ∗ e(t) +Ki ∗
∫
e(t)dt+Kd ∗ de(t)
dt
(2.8)
Tuning
As previously said, the PID algorithm is the most generic way of control, con-
sequently, due to this fact, in order to take out the maximum from its possibilities
has to be tuned with caution, well-knowing the performance to be reached. In fact
the tuning operation is the art of adjusting the control parameters to the optimum
values in order to reach the desired response. The desired response may be different
from one case to another and above all from one application to another. In fact
different applications have different requirements and tuning in order to reach a
requirement often leads to a worsening of an another requirement.
Even though there are only few parameters, an efficient PID tuning is not so
easy to achieve. In literature this problem has been widely described and has led
to the diffusion of a huge number of tuning algorithms and auto-tuning methods.
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Controller Kp Ki Kd
P 0.5Ku - -
PI 0.45Ku 0.5Kp/Ku -
PID 0.6Ku 2Kp/Pu KpPu/8
Table 2.1: Ziegler-Nichols Tuning Method Parameters
Since this is not of interest for the development of the thesis we present a brief
description of few methods.
Manual tuning methods are widely used if there is the possibility to take the
system oﬄine, their efficiency is proportional to the knowledge of the tuner, both of
the controlled system and the PID behaviour as well. However their applicability is
linked to the response time of the system, if the loop responses are on the order of
minutes or longer, those method are not applicable. The typical manually tuning is
done applying a step in input and monitoring the output response to the variation
of the PID parameters. In fact any tedious ”trial-and-error” method can be much
improved with a proper understanding of how each type of control behaves, and the
limitations of each type of control action. It follows a brief description of purposes
and limitations of the three terms of PID control. Even if proportional is capable
of providing at least marginal control quality for any process, if too aggressive will
cause oscillations if lags are present in the system. It does not add phase shift and
its gain is constant over frequency.
Integral action is useful in order to eliminate offset caused for example by load
variations but if too aggressive can cause oscillations and overshoot. Its important
feature is the unique ability to ignore the process noise. Its action adds a −90◦phase
shift and its gain decreases with frequency.
Derivative is used to cancel lags and speed up the response of slow processes,
but its behaviour tends to amplificate noise. Its presence adds a +90◦phase shift
and its gain increases with frequency.
A famous quantitative tuning method is Ziegler-Nichols method. This method
provides a step-by-step algorithm to find the parameters of PID. In this method,
the oscillation of the system, that is always considered undesirable, is used as an
exploratory tool for the purposes of the method. Briefly: starting from Ki and Kd
set to 0 the Kp is increased until an output oscillation is detected. That value of
Kp is called ”Ultimate Gain” Ku. This parameter and the oscillation period Pu are
used to determine the parameter of the controller depending from its structure: PI,
P, PID, as shown in table 2.1 . It is important to point out that these parameter are
calculated for the ideal PID controller. Nowadays PID loops are often tuned with
the help of tuning software tools. Since our aim is the realization of a digital PID
controller, the response of the PID has to be discretized. A sampling time (∆t) has
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to be chosen and derivative e integral terms are discretized as follows with a first
order approximation:
∫ tn
0
e(τ)dτ =
n∑
i=1
e(ti)∆t (2.9)
de(tn)
dt
=
e(tn)− e(tn−1)
∆t
(2.10)
Therefore the discretized PID algorithm suitable for code implementation is:
PIDd(tn) = Kp ∗ e(tn) +Ki ∗
n∑
i=1
e(ti) +Kd ∗ (e(tn)− e(tn−1)) (2.11)
2.4.2 Possible Architectural Solutions II : Adaptive Control
Why adaptive?
Adaptive control is a specific type of control that covers a set of techniques which
provide a systematic approach for automatic adjustment of controllers in real time,
in order to achieve or to maintain a desired level of control system performance.
Usually those techniques are used to self-regulate the parameters of the the con-
troller when the parameters of the controlled system are changed in an unpredictable
way through time. Another purpose of adaptive control is the possibility to achieve
enhanced performance through the design of controllers able to dynamically change
their behaviour depending on the evolution of the error function. The first purpose
is used when there is a high variability of the parameters of the controlled system
and a single controller has not the required robustness to guarantee the selected
performances to this variability.
Anyway several methods, widely described in literature, provide this adaptation.
An example is ”Gain Scheduling” where the adaptation mechanism is implemen-
ted through the measurement of some environmental variables and assuming the
existence of a rigid relationship between those variables and the process behaviour.
Other methods are based on the implementation of systems with two separate loop
controls. These systems add to the conventional feedback control an extra-loop for
the determination of the controller parameters through a measurement of the the
current performances and a comparison with the wanted performances.
However it is not this case, because the process under control is the behaviour
of the output stage, and this behaviour it is not expected to change considerably.
On the contrary the second purpose is of interest and is taken into consideration to
improve the performance achieved with the use of a controller with fixed parameters.
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Figure 2.11: Adaptive Control Basic Structure
Basic Principle
The basic principle of adaptive control is shown in figure 2.11. As shown by this
figure, the conceptual idea is to realize a controller able to self-change its parameters
and consequently its behaviour through the monitoring of a variable. This variable,
in this case, is the error function. So the controller structure presents an additional
block: the Adaptation Mechanism.
This block implements the adaptation function. The aim of this function is to
provide to the adjustable controller the correct parameters in order to operate in a
more performing way. This block is simply the digital implementation of the selected
mathematical functions that determine the value of all the variable parameters of
the controller.
The addition of this block gives to the designers the possibility to instantiate
in a single controller, multiple behaviours associated to the different states of the
evolution of the correction algorithm.
Adaptive PID controllers
Due to its wide diffusion, the PID algorithm is the first controller that has been ob-
ject of researches and improvements as far as regards the implementation of adaptive
features. Usually a PID compensator is designed to fulfill the system requirements
with a specific safe bandwidth with gain and phase margins that guarantee stability
under varying conditions.
As a result, however, the exigence of a safe design affects the dynamic per-
formance of the system: often, in fact, the trade-off is between stability margins
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and performances. The values of the three gains in a classic PID compensator de-
termine the bandwidth, the gain margin and the phase margin of the output stage
closed-loop system and thus its stability.
Modifying these parameters may increase the gain and the bandwidth of the
closed-loop system with the result of causing instability or less safe margin condi-
tions. Generally, for example, as Kp, Ki increase, the gain and bandwidth of the
system increase causing lower margins, leading to possible instability. Nonetheless,
during the transient time period, these parameters can be modified in order to im-
prove the dynamic response of the system without the drawback of lower stability
margins.
Anyway, adjusting the PID controller design with the modification of its con-
straints during the transient period, may be challenging. In fact if not carefully
performed, it may cause output voltage ringing, undershoots and overshoots.
A lot of methods to adaptively regulate a PID controller are described in literat-
ure. Their complexity and practicality depends on the amount of the improvements
that have to be reached, while their physical implementation depends on the re-
quested complexity grade of the system.
Two examples of how adaptive PID controllers have been used in order to en-
hance the performances of PID-controlled systems can be found in:
• M.Lungmair, R.Froriep, FKuplent, L.Langhans ”Result-Adaptive PID (RAPID)
Control improves Laserscanner Positioning”,Baasel Lasertech;
• V.P.Arikatla, J.A.Abu Qahouq ”Adaptive digital proportional-integral-derivative
controller for power converters”, Department of Electrical and Computer En-
gineering,Alabama University,2011.
In the first example the performances of the positioning functionality of a laser
scanner are enhanced with the so called RAPID algorithm. RA-PID algorithm
consists in an adaptive PID control where the proportional and the integrative
gains are scaled with two distinct functions implemented in the adaptation block of
the system. This solution has reached an increase of accuracy and a better settling
time.
The second paper presents an Adaptive Digital(AD)-PID controller for power
converters. Here the proportional and integral gains are adapted and calculated
as a function of the error value and monitoring the peaks of the error function.
Two settings for Kp and Ki are provided: a steady-state setting with Kp−steady and
a Ki−steady and a transitory setting with Kp−trans and Ki−trans. The transitory
values of the gains are greater than their values in the steady-state one. This fact
results in a higher bandwidth in this state if compared to the steady-state one.
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Figure 2.12: Possible Loop Architectures
However if the transitory setting is used during the steady-state the system will
become unstable. The paper analysis shows the achieved improvement with the
AD-PID control. Adaptive control principle is applicated also to PID versions that
lacks one of two of the three components P, I, or PI controllers.
2.5 Architecture of the Feedback Loop
As said in paragraph 2.4.1 the choice of the best controller depends on the prob-
lematique that has to be solved and on the target performance which has to be
achieved.
In this contest, for example, since our target is the reduction or, better, the can-
cellation of a DC offset and an improvement of the linearity parameters of an output
stage, a reflection has to be made on which controller can best fit our problem. This
reflection has to be made in parallel to the decision regarding which position the
selected controller has to assume in the structure of the system.
Since is not of our interest to make an intervention to improve the transient
performances of the output stage an architecture whose structure is shown in figure
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2.12b could be preferred to the standard control architecture shown in figure 2.12a.
With this topology the satisfactory transient performances of the output stage are
maintained. In fact architecture B may guarantee the possibility to the input sig-
nal to bypass the control unit going directly to the output stage. The controller,
instead, will work injecting the correction value adding or subtracting continuously
the correction value; the result of this sum is the corrected input digital value direct
to the output stage.
Obviously this architecture guarantees less intromissions in terms of modifying
of the overall transient response of the output stage, since this is not our target. The
choice between the two architecture influences both the selection of the architectural
behaviour of the controller and its parameters. The controller has to be tuned
differently if mounted in one or in the other structure, because it is possible that
only a subset of the three terms is necessary to regulate its behaviour in a efficient
way.
2.6 Proposed Solution: Adaptive Low-Gain Integral
Controller
The feedback loop implementation of figure 2.12b opens to further considerations
on the possibility that a complete PID control may be unnecessary to our purposes.
Since there is no exigence of a transitory performance improvement and our aim
is to cancel or minimize DC-offset and thermal-drift, trying to enhance linearity
characteristics, our controller has to concentrate its operative functionality on the
correction of those errors.
The controller has to calculate the correction needed for every input code, on
the basis of the information of the error which currently affects the system. For
these purposes an adaptive integral controller may be a possible solution.
The implemented controller has to operate into a range of values which comprises
[DSPin −MC,DSPin +MC] where MC is the maximum fixed correction that is
decided to be necessary for this system. The controller acts in order to compensate
the error sensed at each cycle of the algorithm.
The strength of the approach to the setpoint depends from the integral gain
and from its adaptive algorithm. This algorithm has to provide an efficient settling
time without excessive overshoots or undershoots. For these reasons a particular
attention has to be spent to find solutions to wind-up and transitory problems.
To cope with these problems, threshold mechanisms are implemented to regulate
the action of the controller with the aim of stopping or resuming its integral action
on the bases of specific events.
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In order to avoid that the integral action can interpret the system delay as an
error the controller has to be stopped when a digital input step value greater than
a programmable threshold value is detected. This feature is implemented since the
conversion of the digital input value to its analogic value is not instantaneous. Then,
the controller action has to be resumed when the transitory on the output voltage
is ended, in order to permit to the controller to perform its correction.
The resuming condition is achieved when the difference between the digital con-
version of the output and the desired value is less than a programmable value. This
second threshold has to be chosen, indicating the maximum value that the control-
ler have to be able to correct. In fact choosing a too low value for this threshold
will force the controller not to correct deviations greater than this value. This
conditional turn-off and resume of the integrator action can avoid overshoot and
undershoot.
Furthermore, to avoid the wind-up problem the controller action has to be turned
off when the input code goes in range of the dynamic where the controller is not
able to perform a correction because of the saturation of the transfer function of
the output stage.
The main aspect of an adaptive controller is the gain scaling function. In fact,
in an adaptive controller the gain used is not always the same for every step of
the algorithm. Its value is changed depending on a variable, that in the proposed
solution is the error.
The gain scheduling is often established through a mathematical function or
through the definition of a programmed scheduling among a set of possible gains.
For stability reasons this mathematical function is always upper bounded and its
absolute maximum is often unitary.
This function is critical since it determines how the system will approach to the
desired value and because a wrong scheduling or a wrong function can cause instabil-
ity and oscillations of the system. The real-time choice of the proper gain among
the set of the possible ones, it is often implemented with a threshold mechanism.
This last method is the one utilized in our design of the controller.
The proposed scaling function indicates a set of gain values that the controller
may use depending on the actual difference between the output feedback value and
the desired value. The proposed set of gains is
{
1, 1/2, 1/4, 1/8, ...1/2Nmax
}
where
”Nmax” indicates a value that determines the minimum gain achievable.
The choice of the proposed scaling-function is due mainly to two aspects.
Firstly, the assumption that the controller action is resumed only when the
transitory period has expired, encourages the utilization of an unitary gain that
permits to accumulate, during the first step of the algorithm, a value equal to the
sensed error, guaranteeing a dynamic efficient response. The same value cannot
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obviously be used in the next algorithm steps, because it will cause an increase of
the noise susceptivity of the controller.
Secondly the scaling function has to be chosen with an eye on its imminent
digital implementation, avoiding useless complications if the obtained response is
sufficient to fulfill the requirements and even to guarantee a simple digital design.
The last aspects that influence the controller behaviour is when the gain are
scaled. The proposed algorithm decreases the gain value each time that the error
sensed is inferior to a precise threshold value, that is the last parameter of this
structure. On the contrary, an increase of the integral gain is performed when the
error sensed exceeds this threshold.
Obviously each time that an increase or a decrease of the gain is performed, the
previously accumulated value in the integral register has to be refreshed in order to
maintain unchanged its effective values provided as an output.
This refresh is indirectly proportional to the gain change performed. Briefly,
if the gain is halved, the content of the integral register will be doubled. On the
contrary if the gain is doubled, the content will be halved. This fact justifies again
the choice of the selected set of gains. In fact, with this choice, this refresh is
merely a multiplication or a division by 2, that in a digital design can be simply
implemented with a shifting operation.
The tuning of all of these parameters and the description of their critical aspects,
are described in chapter 2 together with the presentation of the Simulink/MATLAB
model used to validate these solutions.

Chapter 3
System Modeling
In this chapter the Simulink R© model of the implemented system is presented, the
modeling of each block is described and discussed, pointing out the different steps
made to build this model. Then the choice of the realized solution is discussed
through the comparison between the model simulation results.
3.1 Intro to Simulink
Simulink R© is a software environment for multi domain simulations and Model-Based
design. It supports system-level design and simulations. It is often used for continu-
ous tests and verifications of embedded system. The key features of Simulink are:
the possibility of editing and managing all the blocks of the system graphically; the
possibility of building both continuous-time and discrete-time systems using a wide
library of predefined blocks. Simulink is deeply integrated with the MATLAB R© en-
vironment. This last feature enable the users to incorporate MATLAB algorithms
into models thus exporting simulation results to MATLAB for further analysis. The
point of strength of this environment is the intuitive approach to the graphical build-
ing of multi-domain models. Users can build a model selecting blocks and managing
them through a hierarchical view of the system. Blocks can be continuous or dis-
crete time, algorithm blocks, structural blocks, or custom blocks which incorporate
MATLAB, C, Fortran hand-written code. Furthermore this environment gives the
possibility of analyzing the results of the model simulations system behaviour by
viewing signals with the displays and scopes provided.
In the whole this environment can be a good software tool to build preliminary
multi-domain models of mixed signal systems, with the purposes of both building
a system and analyzing and debugging it as well.
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3.2 Model Structure and Purposes
The reason for the exigence to build a model of the system is mainly the need to have
a mathematical description of it. With the realization of a mathematical model,
designers can immediately understand not only the overall system behaviour, but
also its response to the modifications that want to apply. In this case the preliminary
modelization of the system has been an obliged choice for many reason. Firstly,
our system is composed of both digital and analog blocks and its basic functionality
cannot be only evaluated with the heavy supports of mixed-signal simulations which
often take hours before giving out results.
Secondly, since the choice of the definitive algorithm has yet to be made, a
tool which can guarantee the possibility to make extensive analysis on the system
behaviour is required. These analysis are significative in order to understand the
behaviour of the system in response to a parameter change
Lastly, linked to the reasons above, the choice of the algorithm involves the
change of the stability margins of the system. Stability has to be efficiently studied
in order to make a design robust to the possible deviations of parameters due to
process.
The model, in order to emulate a behaviour similar to the reality, has obviously
to be composed of the same blocks as those present in the real system. More
these blocks are well modeled, more the model will be able to approximate the real
behaviour of the system.
3.2.1 Architecture of the Loop
The loop architecture is the one presented in figure 2.12b. The choice of this archi-
tecture unlike of the other one is due to the fact that we want to build a controller
able to perform corrections without intervening massively in system transient dy-
namics.
3.2.2 System Constraints
In order to proceed few important constraints has to be fixed.
The system has to acquire an input digital value coming from the DSP unit
every 111 µs, and consequently output an analog voltage value.
This value has to be corrected from the sensed errors. The rate at which this
correction has to be performed may vary in dependence of the application where
the chip is instanced. The ADC used on the feedback chain has the possibility to
perform up to 5 digital conversions before the arrival of a new input value from the
DSP.
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The idea is to implement two systems: one able to perform the correction directly
at the moment of the arrival of the next input digital value from the DSP; the other
one able to perform the correction before its arrival. In some applications in fact it
may be not contemplated that the output may present multiple changes within the
same DSP cycle.
For these reasons a double operative mode functionality has to be implemented:
• a SLOW operative-mode where the ADC performs only one conversion within
a DSP cycle and the correction is available for the output with the arrival of
the following input code;
• a FAST operative-mode where the ADC performs 5 conversions and the cor-
rection is performed 5 times.
The drawback of the SLOW mode is the possibility that the correction can be
partial. In fact if the input signal varies with the maximum frequency and the
error that affects the two consecutive codes is not quite the same, the correction
performed will be partial or wrong. Fortunately the analysis made in chapter 1
has enlightened that this error is often the same or may differ of few LSBs. So the
correction needed for the precedent code may be an efficient improvement also for
the next code.
Consequently this two possible operative modes fix the frequencies of the loop
in the model respectively to 9 KHz for the SLOW mode, and 45 KHz for the FAST
one.
The last constraint regards the maximum correction that our system has to be
able to perform. The maximum correction can be fixed to 56 LSB. This choice is
justified through the analysis of the drift made in chapter 1.
3.2.3 Target
The aim of the modeling is to discover if all these ideas can be put into practice
and can lead to the individuation of a solution for the controller and consequently
for the overall system itself.
Obviously and firstly, the system has to perform the necessary corrections and
eliminate or reduce the error injected. Secondly their behaviour must guarantee sta-
bility and robustness against parameter deviations as well as a satisfying behaviour
in terms of settling time.
3.2.4 Building the Model
The first problem encountered in this modelization is how to modelize an analog-
and-digital mixed signal system with strong non-linearity characteristics. The choice
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of the Simulink environment is made because of the exigence of mixing continuous-
domain blocks with discrete-time ones. In fact a continuous-domain block such
as the analog output driver has to be interfaced with discrete-domain blocks like
DAC, ADC and Controller, even if this last block can be preliminarily designed as
a continuous-time block. The aim of this section is to arrive to a final version of
the model which presents the architecture of the feedback loop composed by the
following blocks:
• a block which models the Output stage;
• a block which models the ADC converter.
• a modeling of the controller.
The Output Stage block has to be composed of:
• a DAC block;
• an Analog Output Driver block.
In the next section each of these blocks is analyzed describing the assumptions
made during the modelization.
3.3 Output Stage Model
As said previously, the output stage block has to be composed of both the DAC
block and the Analog Output Driver block. This block has to simulate the behaviour
of the output stage and consequently, the overall behaviour of the modeled output
stage has to be similar to the one of the measured output stage in the best way
which we can achieve.
Its modeling involves several aspects. In fact the block has to present a dynamic and
static behaviour similar to the real output stage. Dynamically means that it has to
be modeled in terms of its behaviour as long as regards its role of boundary between
the discrete-time world and the continuous one. On the contrary statically refers
to the fact that, in the model, has to be provided an error injection mechanism.
In literature a DAC is often modeled with ZOH (zero-order-hold) blocks. Zero-
order hold (ZOH) is a mathematical model of the practical signal reconstruction
done by a DAC conversion. That block expresses mathematically the operation of
a DAC, which takes the digital input signal and gives a piecewise constant analog
output. However, in our case, the sampling frequency of the DAC is much greater
of the frequency of the ADC sampling and consequently of the loop itself and the
typical conversion delay of the resistor string DAC is negligible. As a result we chose
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Figure 3.1: DAC Modeling I
not to insert a ZOH block, modeling the dynamic behaviour of the DAC converter
as continuous.
Statically the block has been modeled in two different ways, implementing two
different ways of performing the error injection.
The first implementation is shown in figure 3.1. As the figure shows, the output
stage model is composed of three different blocks:
• A Distortion Generator block;
• An Ideal DAC block;
• An analog output driver block.
The distortion generator block injects the error in the model. This block has
three inputs: the digital input code code, and two parameters while the output is
the distorted digital code coded. Its functionality is to manipulate the digital input
code simulating a distortion. If in the system is present a distortion, the output
value will be:
Vout (code) = Gd ∗ code+ off (3.1)
where Gd is the real gain of the DAC transfer function and off its offset value. So
this block has to provide a digital distorted value that applied to the downstream
ideal blocks simulates a distortion injected by these blocks. The following passages
explain better its functionality:
Vout (code) = G ∗ (coded) (3.2a)
Vout (code) = G ∗
(
Gd
G
∗ code+ off
G
)
(3.2b)
coded =
Gd
G
∗ code+ off (3.2c)
This last function is the one implemented in the distortion block. The two input
parameters of the block shown in figure 3.1 are respectively off and GdG . From the
upper level of the model these parameters can be used to inject the selected error
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Figure 3.2: DAC Modeling II
value, and can be useful to determine the maximum value that can be corrected
from the system.
The Ideal DAC block is merely the ideal transfer function of a 12-bit DAC:
DACout =
V DD
212
∗ code (3.3)
The last block of the chain is the time-continuous transfer function of the analog
output driver: as we can see three different transfer functions are selectable from the
model and provide the possibility to study the system behaviour using the estimated
maximal and minimal deviation for its value.
The second proposed modeling solution uses a different error injection. In this
case, in fact, the chain composed of the distortion generator and the ideal DAC is
substituted by a LookUp-table (LUT).
The LUT contains the 4096 possible output values and outputs them depending
on the digital input code. The values stored in the LUT are programmable and it
is possible to select a spreadsheet to import and store them. The idea is to store in
the LUT the transfer function of the output stage, evaluated with its measurement,
giving the possibility to change the values contained in it. Indeed the transfer
function of the output stage, contained in the LUT, can be selectable among the
DAC transfer functions at the three operative temperatures: typical, hot and cold.
With this feature, it is possible to obtain a more precise error distribution within
the DAC dynamics and a more realistic behaviour of the whole model. The output
drivers are then modeled in the same way as the first modeling, as it is shown in
figure 3.2.
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3.4 ADC Model
The ADC model is relatively simple. Our target is to build a system that performs
a correction of the errors that are present in the output stage. Their presence is
sensed through the sensing of the output value corresponding to the selected input
code and its successive comparison.
In this system the ADC transfer function is considered as the reference, well
knowing that it will be affected by linearity errors. These errors are not supposed
to be corrected in our system concept. In fact our target is the correction of the
offset injected by the analog output driver. For this reason the ADC model presents
an ideal transfer function. It is not important to analyze which value is indicated by
the ADC as the value that nullifies the error, but how the system acts to minimize
this error and how the output value approaches to the desired target.
The ideal transfer function is realized through the application of a LSB-quantizer
to the analog output value and a division by the ideal gain. This block is implemen-
ted using a Simulink triggered subsystem. This subsystem executes each time that
a trigger event occurs. Triggered subsystems hold their outputs and their states
at their last values between triggering events. Consequently if the ADC transfer
function is inserted in this subsystem, the simulator will execute it only when a trig-
ger events occurs. The frequency of the trigger events is an important parameter
because it regulates how many ADC conversions are performed in a period of time.
3.5 Controller Model
Since the main purpose of the realization of a mathematical model of the system is
the exigence to use it in the designing of the controller, the two solutions presented
in the previous chapter are implemented in the model.
Only through this implementation, in fact, it will be possible to validate the
functionality of the system concept and to tune the two controllers in order to make
them achieve the wanted performances which will be the object of comparisons.
To start with, the control unit of the system is thought to be realized with a
digital finite-state machine; for this reason, even if in the preliminary work around
the building of this model continuous-time PID controllers have been instantiated,
the development of the model has led to the realization of the model of two discrete-
time controllers:
• a discrete-time PID controller;
• an adaptive low-gain integral discrete controller.
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For each of these solutions a Bit-True design of the model is realized. In the next
sections a description of the two controllers is provided.
3.5.1 PID Controller
Even if in the Simulink library there is a pre-made discrete PID controller block, a
model designed from scratch of its structure is made. The reason of this need is the
exigence of having a bit-true model of the controller. The added value of having
a bit-true model of the controller is the possibility of including in the modeling
all those aspects typical of a digital design. Moreover a bit-true modeling of the
controller means a much easier porting in HDL.
The aspects that a digital design includes into the model are mainly matters of
how to represent the variables of the system and, consequently, which is the right
precision in order to guarantee the proper behaviour of the system. This fact is
crucial especially in the realization of a PID controller where the gains are often
decimal numbers, and a change in the precision of the system may lead to a bad
behaviour of the system.
The PID controller has the following input 12-bit unsigned signals:
• DSPin that comes from the DSP unit of the chip;
• ADCfb that is the output digital value converted by the ADC of the feedback
chain;
and a single output 12-bit unsigned signal:
• DACin that is the input of the downstream output stage.
The two inputs of the control block are extended on 13 bit and interpreted as
a signed signal. Then the error is calculated as the difference between these two
signals (DSPin −ADCfb). This value is represented on a 13-bit signed signal. The
error is then saturated, in order to put a maximum and minimum value to this
signal. The minimum and maximum value of this range is set as a parameter in
the modeling. Moreover from this parameter it will depend the width of the bus
that carries this digital signal. At this point the error signal is carried to the three
different parallel chains of the PID controller: the proportional, the integrative and
the derivative chain. In each of these paths there is a multiplier that multiplies the
present error value for the respective bit-true gain constants: Kp−bt Ki−bt, Kd−bt.
At this point we have to explain what we mean with ”bit-true constant”. Often
PID controllers have constant gains which are decimal numbers. For this reason, in
order to implement the controller within a fixed-point digital design, an extension
of the precision has to be made. Furthermore a preliminary investigation has been
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made by modeling the controller with a pre-build discrete PID controller and it has
showed that the possible constants were included in the range [0, 1]. If we define
E as the number of bit available to represent a gain constant, each gain constant
has to be represented as a binary number of E bit, where the LSBk value is 2
−E .
This number is called the bit-true constant corresponding to the respective decimal
constant. From this fact, the possible represented gains are included in this range:[
0,
(
1− 1/2E)].
Anyway during the extensive use of the model, the constants are changed from
the top level of the model and defined as double values. The corresponding bit-true
values are automatically calculated in a auxiliary block of the system instantiated
within the controller. This block takes the double values and operates their con-
version in their integer representation on E bit with a precision of 2−E .The block
performs the following mathematical operation:
Kbt =
⌈
K ∗ 2E⌉ (3.4)
Then the error value is multiplied by the corresponding bit-true gain constant
in each of the three chains and then shifted of M bit. The results are three different
signals represented on (13+E-M) bit. The number of the bits of the shifter is a
parameter. Consequently from the top level it is possible to indicate this value.
From this value it depends the precision of the signals downstream from this point,
this choice is critical because it affects the behaviour of the controller. In fact it
determines the minimum step that can be accumulated from the integral register
and consequently when its action will stop.
The path of the signals is now divided into the three chains. The proportional
chain is the more simple and carries the result of the multiplication directly in the
next summator in which it will be added with the other terms.
The integral chain is implemented in order to guarantee the possibility to ap-
proximate the integral calculus in two different ways, rectangular and trapezoidal.
These two methods are respectively associated to the following formulas in the
discrete domain:
Itrap(z) = 1/2 ∗ 1 + z
−1
1− z−1 (3.5a)
Irect(z) =
1
1− z−1 (3.5b)
Both the implemented methods require the presence of an adder and of a register.
The register accumulates the sum of past and present errors multiplied by Ki−bt
and it is clamped to a parameterized value chosen in relationship to the maximal
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contribution that we want from the integral chain.
Finally the derivative chain performs a difference between the present value of
the error multiplied by Kd−bt and its value at the previous cycle. It is implemented
with an adder, a register and a saturation block that limits the maximum contribu-
tion of this chain. The three contributions are summed together and then shifted
of E-M bits in order to return to the standard precision of the system (12-bit). The
results of this sum is then limited to a maximum/minimum desired value, which
is the maximum absolute possible correction that the controller is able to perform.
Finally, the last step that has to be performed, is the sum between the correction
and the digital input. Its result has to be limited to the range [0, 4095].
It is important to notice that all the described operation are implemented and
instantiated within a triggered subsystem except the last sum. In fact the DSPin
digital signal has to arrive directly to the output of the control unit without being
intercepted by the action of a triggered subsystem. The period of time between two
trigger events regulates how many times the controller perform the corrections in
a period of time. Consequently from this value, which has to be the same that is
set on the triggered subsystem of the ADC block, it will depend the bandwidth of
the loop. This frequency can be 9 or 45 KHz corresponding to the two operative
modes.
The architecture of the PID controller presented above is more complex than
the needed. This aspect is linked to the strong parametrization of the block, it
is clear that, once the controller has been tuned and its behaviour analyzed, this
complexity will be significantly reduced.
3.5.2 Adaptive Integral Controller
The model structure of the integral adaptive controller is simpler than the one
presented above. In fact the controller is only composed of a single integral chain,
similar to the one described in the previous controller.
Its transfer function in the discrete domain is :
Iadaptive(z) = Ki(e) ∗ 1
1− z−1 (3.6)
As we can see, it is practically the same formula as the rectangular integral cal-
culation implemented in the PID controller (formula 3.5b). However the difference
is in the gain constant Ki(e). The gain used is not always the same for every step
of the algorithm, as in the PID implementation, but its value changes according to
a variable, that, in the proposed solution, is the error. The real-time choice of the
proper gain among the set of the possible ones, is implemented with a threshold
mechanism.
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Its structure presents the same blocks that can be found in the PID controller
implementation as far as regards the calculation of the error value and its saturation
function.
On the contrary, the integral chain is simply realized through the utilization of
an adder, a register and a shifter. Consequently there is no multiplier. On the other
hand the gain scheduling algorithm, will be implemented mainly with logic ports
and multiplexers. The simplification introduced is evident.
The functionality of the controller is explained in the following steps:
1. computation of the error;
2. comparison of the error with the parameter ”threshold”;
3. gain scheduling;
4. sum of the present error with the integral register content;
5. refresh of the integral register;
6. sum of its content with the digital input DSPin
The gain scheduling is implemented with the simple pseudo-code function:
i f ( e r ror<=thre sho ld ) then ki new = ki /2 ;
e l s e i f ( e r ro r> th r e sho ld ) then ki new = ki ∗2 ;
end i f ;
paying attention to the possible maximum and minimum value of the gain.
While the maximum absolute value that can be contained in the integral register
is:
max(Regi) =
MC
1/2N
(3.7)
As we can see, this value is a function both of the maximum absolute correction
MC that the controller can perform, and of the minimum gain that is available:
1/2N . These two values are parametrized. From the first parameter it will depend
the maximum error that the controller can compensate. While the second one
modifies the transient behaviour of the controller and consequently its stability and
noise-susceptivity.
The modeling of the controller is implemented inserting in the Simulink environ-
ment, the MATLAB code of the controller. Its insertion is made within a triggered
subsystem, as previously done with the PID controller. The last feature implemen-
ted for both the controllers is their conditional stop-and-resume based on the error
value. This feature is implemented to cope with wind-up problems and to avoid
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Figure 3.3: Pid response
excessive overshoots and undershoots that may cause an excessive settling time or
worse instability. This feature is parameterized as well and has to be fixed once
that the controller is tuned and the MC correction is fixed.
3.6 Model Results
3.6.1 Tuning the Model
This model is built making a large use of parameters, whose changes can be easily
done from the top level of the model. This fact permits to rapidly launch simulations
and consequently analyze the system behaviour with less effort.
The drawback of having so many parameters is that sooner or later the majority
of these parameters has to be fixed. The action of progressively fix these parameters
is the ”Tuning of the model”. This action can be excessively dispersive especially if,
as in this case, there are more than one solution to tune. This task has been done
for both the solutions with a massive number of attempts and trials. Mainly these
trials have been made imposing a variable step in the input code and monitoring
the response of the system. Through the analysis of the time evolution of the
system response, the behaviour of the system has been led to achieve satisfactory
performances.
The PID-system is the first that has been tuned. The constants are Kp=0.1 and
Ki=0.4, Kd=0, the precision E is 5, consequently Kp−bt = 3 and Ki−bt = 13. The
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results of the simulation have pointed out a good robustness of these constants to
the deviation of the parameters of the output driver which influence its frequency
response.
Figure 3.3 shows one of these simulations: the system responses have been an-
lyzed with the typical parameters and in the two worst cases. The three esponses are
substantially similar. From these first preliminary simulations we have also noticed
that the system seems to need a control algorithm mainly integrative. However
with a pure and stable integral control the system seemed not to be sufficiently
responsive. The constants of the adaptive integral controller, found with a prelim-
inary tuning, are threshold =5 and Ki ∈ {1, 1/2, 1/4}. Also this solution provides a
good robustness to the parameter-deviation simulations. Those two cases analyzed
refer to the SLOW operative-mode of the system.
A preliminary analysis on these two controller, is made with multiple simulations
in which the two systems are mainly stimulated with rising and falling input variable
steps and variable step staircases. The error is injected in the system both with
the LUT modality and with the distortion generator. This analysis points out that
both the two solutions are able to guarantee the conversion to the same corrected
value, validating the conceptual functionality and the idea of the system.
However further analysis have to be made to be able to take a complete picture
of the potential of the system, and to try to discover its issues and limits, in terms
of settling time, stability and robustness. The target is to understand how the
behaviour of a controller changes depending on a parameter modification and to
make a final substantial comparison between the performances of the two solutions
that can led to the consequent choice of a single controller.
To analyze all these aspects a simulation plan is organized. This plan contem-
plates verifications that can point out the system behaviour in response to:
• different error injections;
• variable input steps;
• variable step staircase;
• white noise injection.
3.6.2 Simulations Results
The first bunch of simulations are made with the target of selecting the algorithm
that fits more to our system.
Since there are a lot of parameters to tune, it is better to fix preliminarily some of
them to facilitate the attempt to reach a conclusion. To validate the algorithm we
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have decided to fix the frequency of the loop and use only the SLOW operational-
mode. The maximum correction that the controller can perform is fixed to 56 LSB.
The first simulations are performed with an error injected by the distortion
block. Initially a constant variable offset, then injecting a gain distortion.
These simulations pointed out that the controller is able to correct constant
offsets up to 56 LSB, and this correction can be performed in few cycles of algorithm.
Moreover, after the first correction has been performed and its value is stored in
the integral register of the controller, the complete correction often needs one more
cycle of algorithm or none.
The maximum correction performed influences also the maximum gain error
that the controller can correct. The simulation points out that, with this settings,
the maximum gain error that the controller can correct is about ±1.4%. To achieve
a larger correction capability the maximum correction value has to be increased.
Moreover similar simulations, where the system is stimulated with staircases and
variable steps and the error is injected through the LUT, confirm that the system is
able to achieve the corrected value in few cycles of algorithm and to reduce massively
the error in the cycles before.
In fact, if the input varies with the maximum frequency (9 KHz), the system
will reduce the error applying the calculated correction on the basis of the previous
input value. On the contrary, if the input signal changes with a lower frequency,
the system will be able to converge to the final value.
A successive analysis is made evaluating the response of the system to the max-
imum rising and falling step. This investigation has revealed that this controller
does not inject instability into the system (Figure 3.4).
The injection of instability is however also a matter that involves the mechanism
of stop-and-resume of the controller. To achieve stability, in fact, the controller has
to be switched on and off in correspondance of the detection of high input steps.
If not properly programmed, this feature is able to ruin the response of the system
increasing its settling time or worse to inject instability. The idea is to stop the
controller functionality when a high step has been detected and to resume it when
the transient is finished, performing the correction. In this way the integral action
is permitted only when the output is close to its settling value, thus the integrator
can correct only the real error and not interpret the transient period as an error.
Obviously if a succession of high steps is performed at the maximum frequency,
the controller will remain always freezed, performing the last correction previously
calculated. If this correction has not been already calculated, the controller will not
work and the output value will be uncorrected.
The same stability is achieved when the input performs a lower step, that does
not require the stop of the controller functionality. This test is important because
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Figure 3.4: System Response to multiple input steps 4-96% - I controller
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Figure 3.5: System Response to multiple input steps - I controller
in many cases, has shown a critical behaviour of the system. Figure 3.5 shows the
result of a simulation that can summarize all these cases.
The same set of simulation has been performed on the system with the PID
controller. This system presents the same characteristics as far as regards the
maximal possible correction in terms of gain and offset as well as of stability.
However the PID system seems to tendentially have a less performant response
in terms of settling time. In fact many simulations have pointed out that the mean
settling time of the PID system is greater than the one with the integrative system.
Figures 3.6 and 3.7 show several examples. Further attempts have been made
changing the PID constants in order to reach a more satisfactory settling time, but
no one of these have succeeded.
For these reasons and for its more simple architectural structure, the integral
controller has been selected.
More analysis have been made to understand the behaviour of the integral con-
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Figure 3.6: System Step Response - I controller SLOW vs PID
Figure 3.7: System Response to multiple input steps - I controller SLOW vs PID
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troller in response to a variation of its parameters and to the injection of a noise
disturbance in the system.
The results of this investigation can be summarized in the following sentences:
• controllers that present a set of gains, with a lower minimum possible Ki are
more stable but less responsive;
• controllers with low values of the parameter ”threshold”’ have more respons-
iveness but they result more susceptive to noise disturbances and have worse
stability margins.
Lastly some benchmark simulations have been done, in order to understand how
to modify the parameters of the selected controller when the frequency of the loop
is increased and how this can affects the behaviour of the controller.
Our target is mainly to understand if the constants that guarantee a satisfactory
behaviour in the slow operative mode can be maintained if the frequency of the loop
is increased to the fast operative mode. With this aim, some benchmark simulations
have been done in order to understand how to modify the parameters of the selected
controller when the frequency of the loop is increased, and how the frequence of the
loop affects the behaviour of the controller.
The results of these simulations have shown that the slow operational mode
guarantees a more robust behaviour. Slow controllers are able to regulate correctly
even if the parameter ”threshold” is too low. Fast controllers on the contrary,
intervene much more in the transitory of the system, and, for these reasons, have to
be reconnected with more caution after their disconnection. This may be achieved
postponing their first algorithm cycle forcing them to resume their action when the
transitory is elapsed.
In figure 3.8 the two controllers are set with the same parameters, and with
a low threshold parameter, as the figure shows while the slow one is yet able to
regulate, the fast controller fails.
Anyway possible common settings can be found for both the operative modes.
The results of a simulation with these common parameters is shown in figure 3.9.
Conclusions
The results of the simulations have pointed out that the idea behind the modeled
system may be correct. In fact, through the use of a control algorithm, the system
has demonstrated to be able to correct the desired error injected with the distortion
block. Further simulations have shown that the system has a satisfactory response
even when the error is injected through the LUT of the measurements of the previous
chip in the worst conditions .
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Figure 3.8: System Response to multiple input steps - I controllers FAST & SLOW
threshold=4LSB Max Correction=56LSB
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Figure 3.9: System Response to multiple input steps I controller FAST & SLOW
threshold=15LSB, Max Correction=56LSB
3.6 Model Results 75
Among the controllers that have been inserted in the system, the Integral-
Adaptive controller seems to be the best choice. Firstly, it has shown best per-
formances in terms of mean settling time, if compared with the PID controller.
Secondly its structure is simpler compared to the PID solution, as far as regards its
hardware implementation.
However there are some questions that remain opened. All these questions
involve the possibility that the tuned constants of the controllers are not the optimal
ones. And, furthermore, it is not so clear if these constants will be the same that the
real implemented system will need to work properly, since the approximations made
in the construction of the model may have hidden non-idealities or phenomena not
considered.

Chapter 4
Physical Realization
This chapter illustrates the physical realization of the system. The aims and the
choices made during this implementation are analyzed and discussed. This descrip-
tion particularizes the structure of each component of the realized architecture: the
realized chip, the evaluation PCB board and the digital design used to stimulate
and test the system.
4.1 Purposes
The aims and goals of the physical realization of the system are twofold. On one
hand, there is the need to realize a structure that will permit to implement and then
analyze the behaviour of the control algorithm in the real world. On the other hand,
once the behaviour of the control algorithm is validated, the realized structure will
be used to perform the measurements and the characterization of the system.
The necessity of having a structure able to analyze and observe the behaviour
of the system is crucial. This investigation will permit to understand whether
the system has been well modeled or to discover if any non-idealities have been
neglected. In fact, a in-depth analysis permits to observe the behaviour of the
system with measurements on the real system. These measurements will be then
compared to the model results in order to notice similarities or differences.
The realization of the system involves multiple aspects and phases. Firstly the
proposed architecture for the output stage has to be implemented within a chip.
Secondly this chip has to be analyzed and characterized with measurements. For
this last aspect there is the necessity to realize an evaluation system that permits
to stimulate the system and collect measurements. The measurements will be per-
formed with laboratory instruments and through software mechanisms that permit
their automation.
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4.2 Overall Structure
The first issue that involves the realization of the composite evaluation structure is
the implementation of the digitally controlled output stage.
The proposed solution is structured in a digital control loop which contains
an output stage and a digitally-controlled feedback. The output stage structure
is composed of a DAC followed by an analog output driver, while the control loop
contains the ADC and the digital controller. While DAC, ADC and analog driver are
AMS IP blocks that can be directly instantiated within a chip, the implementation
of the digital controller is an open question that needs to be evaluated.
The results of the model, presented in chapter 3 underline the necessities of
have programmability features as far as regards the parameters of the controller
and the frequency of the feedback loop as well. This programmability features can
be implemented in two possible ways:
• Instantiating the digital controller and the ADC-signal generator within the
chip structure, and setting their parameters through external pins;
• Implementing the digital structure within a programmable structure.
In the first possibility, the digital structure has to be programmed from external
pins. From these external pins the structure has to be able to establish the values of
the controller parameters and the frequency of the signals used to drive the ADC.
This feature can be implemented through a fully-programmable design structure or
through a partial one. A fully programmable design requires that all the pins that
set the controller and ADC signal generator are available on the pinout of the chip.
This fact can be an issue since a full programmability of the threshold parameters
that regulate the stop-and-resume of the controller and the gain scheduling of the
adaptive algorithm, would require many pins to be available.
A partially-programmable design, instead, would be based on the selection of
the required parameters among a set of possibilities, implemented within the digital
structure. On the one hand, this possibility would require less pins to be available
from the external, while on the other hand there is the risk that, among the select-
able sets of parameters there will not be one that guarantees proper functionalities
or best performances.
For these limitations the realization of the digital structure on a programmable
device is preferable in order to have unlimited possibilities to set the controller.
Another point that encourages the realization of the digital structure on a pro-
grammable device is the possibility to make further changes to the architecture
also during the measurement phase. These changes are not possible with the first
solution which implement a fixed digital design within the chip structure.
4.2 Overall Structure 79
However the choice of using a programmable device includes aspects which are
absent in the first possibility.
A programmable device needs an additional circuitery in order to implement
the programming operations. This circuitery has to be included in the design of the
evaluation board and debugged. Another drawback of this solution is to implement
an interface between the chip and the programmable unit.
Lastly, the programmable device has to be placed near the chip, this may rep-
resent a source of issues from the moment that the chip has to be tested against
strong temperature deviations. And consequently all the programming cirtcuitery
have to be chosen properly to avoid issues.
A possible solution that can avoid the drawback of effort to implement a safe
programming structure for the programmable device, is to structure the evaluation
system in two separate boards:
• An evaluation board, in which will be placed the chip and all the interfaces
that are needed to the laboratory setup;
• A commercial evaluation FPGA-based board in which it will be implemented
the required digital design.
The first board will be subjected to tests against strong temperature deviations,
while the second one will be thermally insulated. The high level structure of the
evaluation system, figure 4.1, shows that the two boards are interfaced together. So
the input and output signals of the digital design implemented on the FPGA are
available on the evaluation board pins and consequently to the laboratory measure-
ment setup. The controller and the digital system able to stimulate the chip are
implemented on the FPGA. This digital design will be able to receive instructions
from the evaluation software and then stimulate the chip. The responses of the
chip are then measured through the laboratory strumentation which is linked to
the evaluation board.
Consequently the realization of the evaluation system includes:
• a Chip Design phase;
• a Digital Design phase on FPGA;
• a Printed Circuit Board Design phase;
• a Software Programming phase.
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Figure 4.1: Evaluation System Structure
4.3 Chip
The chip high level structure, shown in figure 4.2, is basically the output stage of
the previous chip, with the addition of an ADC converter. In the direct chain of
the system a 12-bit segmented resistor string DAC is followed by the analog output
driver, while the feedback chain only includes a 12-bit SAR ADC converter. The
12-bit digital input of the chip comes from the controller unit and represents the
input digital code which it includes the correction performed by the regulator. The
SAR ADC outputs a 12-bit digital signal, which will be the input signal of the
controller implemented on the FPGA.
On the top level of the chip there are the following signals:
• DAC〈12 : 0〉 is the 12-bit digital input of the output stage;
• OUT is the output analog ratiometric voltage value. Its range is [0− 5]V;
• ADC〈12 : 0〉 is the 12-bit digital output of the ADC converter on the feedback
chain. It represents the digital conversion of the output analog signal;
• OUTTSTVIN is an analog signal measured on a intermediate node, this sig-
nal has a twofold utilization: it is used both as an input and output depending
on the testmode in which the testchip is working. Its range is [0− 5]V;
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Figure 4.2: High Level Chip Structure
• ADC-conditioning signals. Conditioning signals necessaries to control the
ADC behaviour;
• Switch signals. These signals provide the possibility to switch among the
different possible test modes.
• Supply and Bias signals;
During the design of a chip it is extremely important to maximize the possibility
to have good observability and testability. In this case, during the measurement
phase we want to have the faculty to test each block of the chip indipendently. This
possibility has to be thought during the chip design phase and consequently imple-
mented contemplating different chip operation modes. This test chip is designed to
operate in three different test modes, depending on the position of the two switches
S1 and S2:
• Normal Functionality;
• DAC Test Functionality;
• Analog Driver Only Test Functionality.
The position of the switches for each test mode functionalities is shown in table
4.1.
82 Chapter 4. Physical Realization
Test Mode S1 S2
Normal Functionality 1 0
DAC Test Functionality 1 1
Analog Driver Only Test Functionality 0 1
Table 4.1: Test Mode Switch Configurations
OUTPUT DRIVERDAC 12
SAR ADC
Figure 4.3: Chip Layout
The chip has been designed in CMOS High Voltage 0.35µm technology. Figure
4.3 shows the layout of the chip: the DAC and the ADC are instantiated in the left
side of the chip respectively in the upper and in the lower part. Whereas the right
side of the chip is occupied by the output driver. The chip has 68 out pins and its
package is CLCC (Ceramic Leadless Chip Carriers).
4.4 Evaluation Board
The second phase necessary in order to realize the evaluation and measurement
system is the design of the Printed Circuit Board (PCB) of the evaluation board.
The evaluation board has been designed with the Altium Environment.
4.4.1 Intro To Altium Designer
Altium Designer is an EDA software package for printed circuit board (PCB),
FPGA and embedded software design. Its PCB design module allows: component
footprint library management, component placement, manual trace routing, auto-
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matic trace routing. Its schematic capture module provides electronics circuit edit-
ing functionality, including: component library management, schematic document
editing (component placement, connectivity editing and design rules definition),
integration features with several component distributors which allow components
research directly from manufacturer’s data, pre-layout signal integrity analysis and
netlist export.
4.4.2 Evaluation Board Purposes
The design and realization of the PCB evaluation board involves several aspects.
Evaluation PCB boards are normally realized to preliminarly test and characterize
new realized chips. These boards constitute the hardware support that is needed to
perform measurements through the use of automatic mechanisms. These automa-
tion mechanisms are implemented through the programming of software routines
which are able to drive the evaluation board to stimulate the chips, and acquire their
responses. In order to perform these two operations, PCB boards present in their
structure all the necessary interfaces and connections which include digital inter-
faces to PC, and connections to laboratory instruments. The measurement system
is PC-based: the software routine generates the required signals to drive the evalu-
ation board and the laboratory instruments. Once the measurement is performed,
it acquires and stores the relative data. However, in this case the evaluation board
must be inserted in an evaluation system which includes a FPGA-based board, and,
for these reasons, it has to provide all the necessary connections to interface itself
to the FPGA board.
4.4.3 Structure
The board is constituted by a switch and relay net, driven by digital signals coming
from the PC interfaces. These signals might have different functions concerning
the selection of the required test mode, the supply and load conditions, as well as
the necessary laboratory instrument accordingly to the measurement which has to
be performed. In order to fulfill our target, National Instruments data acquisition
devices must be used to collect automatically analogic and digital datas and as
drivers to the digital system. We shall find the following data acquisition device
interfaces on the board:
• PCI-6034, 16 analog input channel at 200 kS/s, 2 analog output channels at
10 kS/s, 8 digital I/O at 10 MHz.
• PCI-6534, 32 digital I/O channels at 10 MHz.
• PCI-DIO96, 24 digital channels.
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The following laboratory instruments must be linked to the board and GPIB-
interfaced to the PC:
• Two HP-34401A Digital Multimeter, 612 digit resolution;
• Agilent E3631A Power Supply ,one channel +6 V at 5 A and 2 channel ±25
V at 1 A, 80W;
• Agilent E3647A Power Supply, 2 channels +35 V at 0.8 A or +60 V at 0.5 A;
• Two Keithley Source Meters;
• LeCroy Waverunner 64Xi digital scope, bandwidth 600MHz.
The board size is 19X35 cm2, its structure is organised in four different layers:
• a top layer reserved to the digital signals coming from the NI-DAQ interfaces
and to the analog signals;
• layer two: ground plane and power-supply signals;
• layer three: ground plane;
• a bottom layer reserved only to DAC and ADC digital signals.
Since our aim is to characterize the chip behaviour against temperature devi-
ations, the action of a thermostream inducing system has to condition the chip
temperature. Therefore the board floorplan, (figure 4.4), is organised in order to
separate the chip side from the side above the FPGA-based Evaluation Board, as
to permit the thermostream thermal action only on the proper side of the board.
In fact, as figure 4.5 shows, the thermostream is placed above the right side
of the board, while the FPGA-based evaluation board is below the left side of the
board.
Particular attention is taken during the routing of the signals that link the
FPGA-based board to the chip: DAC〈11 : 0〉, ADC〈11 : 0〉, ADC conditioning sig-
nals 〈5 : 0〉, in order to avoid propagation delays and undesired glitches. Moreover
for each of these pins a double redundancy is provided: in case of fault of one of
the FPGA pins, a substitute FPGA pin is routed to the chip and it is selectable by
changing the position of a jumper.
Figure 4.6 shows a significative sheet of the board schematics; from this figure
it is easy to understand the position of the instruments in relationship to the chip
pins:
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Figure 4.5: Thermostream Placing
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Figure 4.6: Board Schematics
• On the ”Out” pin there is the possibility to switch the load conditions among
Pull-Up, Pull-Down and Open configurations and to change the output res-
istor and capacitance values, while the selectable instruments are Sourcemeter,
Scope, NI-Analog Channel 1 or Multimeter.
• ”OuttstVin” is a I/O pin, it is possible to link it to NI-Analog channel 2,
Scope, Multimeter or to the Waveform Generator when it is configured as an
Input pin (Analog Driver Only Test Functionality).
• ”S1”and ”S2” pins are the input ports used to select the test mode configur-
ation, they are driven by NI-Digital Channels.
• ”IBP20UO” is the input bias current pin linked to the Sourcemeter.
4.5 FPGA-based Evaluation Board
The last physical block that remains to describe is the FPGA-based Evaluation
board. The Evaluation kit used is the Xilinx VIRTEX-E Reference Board. This
board is a low cost FPGA-based evaluation platform, it utilizes the 600K gate
XCV600E FPGA and it provides an on-board 50 MHz oscillator.
The Virtex-E reference board provides a JTAG connector which can be used to
program the on-board PROM or to configure directly the Virtex-E-FPGA. The on-
board PROM is a Xilinx XC18v04 and it is used to store the FPGA configuration
bitstreams. This PROM has a capacity of 4,194,304 configuration bits, of which
3,607,968 are used to program the XCV600E FPGA. Upon programming of the
PROM, an on-board push button is used to initiate the FPGA configuration.
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Moreover the Virtex-E reference board allows the Virtex-E pins to be configured
for 2.5V or 3.3V operation. All Virtex-E user I/O pins are grouped in 8 different
banks, each of them can be configured to operate in both modes.
The XCV600E FPGA has 240 pins, its structure comprises two main configur-
able elements: Configurable Logic Blocks (CLBs) and Input/Output Blocks (IOBs).
While CLBs provide the functional elements for implementing the logic, IOBs
realize the interface between the package pins and the CLBs. CLBs are intercon-
nected through a general routing matrix (GRM) which includes an array of routing
switches located at the intersections between horizontal and vertical routing chan-
nels. Around the periphery of the device additional routing resources are provided
by the Xilinx VersaRing I/O interface. Its temperature operative range is (0-85◦C).
Since the DAC digital interface is configured for 3.3V operation, the board I/O
pins are configured in this range. These I/O pins are linked to the evaluation board
through three adapters, in order to interact with the FPGA digital system directly
from the NI-digital channel which are available on the evaluation board. The target
is to drive the FPGA digital system through the NI-digital channels in order to
stimulate the chip and perform the measurements.
4.6 Digital Design
4.6.1 Overview
The target of this phase is to design a composite digital circuit and then realize
it on the FPGA. The functionalities of this digital design have to be twofold: on
the one hand the digital controller and the ADC signal generator have still to be
realized in order to close the loop structure; on the other hand there is the exigence
of designing a circuit able to stimulate the output stage.
This circuit has to interpret the signals coming from the software routine through
the NI digital channels and stimulate coherently the output stage. The idea is to
realize the hardware side of the test structure which is required to perform the
measurements and to investigate the behaviour of the system. With this purpose
a serial communication mechanism is implemented in order to acquire the contents
of the registers of the integrator.
The top level of the digital design implemented on the FPGA is shown in figure
4.8.
This digital design has the following input signals:
• Change Step is a signal used from the software routine to communicate to
the hardware system the step value that is required to be performed. The
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hardware counts the number of pulses performed on the digital channel and
increment the value of a register;
• Reset Count n is the active-low reset signal of the pulse counter;
• Sign is a signal used to communicate to the hardware the sign of the step
that has to be performed;
• Run is the signal which triggers the execution of an input step of the stored
value;
• Disable Fb Chain is a signal which enables and disables the feedback loop
of the system;
• ADC Fb 〈11 : 0〉 is the 12-bit digital signal coming from the ADC converter
of the feedback chain;
• Clock 50 MHz, is the input clock of the digital system. Since the digital
system has to operate at 2.25 MHz, an enable generator, not shown in figure,
is included in the system;
• Reset n is the synchronous active-low reset of the whole system.
While the output signals of the system are:
• DAC In 〈11 : 0〉 is the 12-bit input signal of the DAC on the chip;
• ADC Clock, Reset n ADC, PD, START are the necessary signals to
drive the ADC;
• Stream Out is the signal used to perform the serial communication between
the hardware and the software routine.
4.6.2 Test-System Structure
The test system structure has to be able to interpret the signals which come from the
NI-DAQ digital interfaces. Since these signals belong to a different clock domain,
there is the exigence to protect downstream logic from the possible metastability of
the first flip-flop in the system clock domain. For these reasons level synchronizers,
and pulse synchronizers are instanced in the design structure. These synchronizers
are instanced in correspondance of each input signal which comes from the NI-
DAQ digital interface. System trigger signals such as Run and Change Step are
synchronized with Edge-Synchronizers, while the other signals, which carry ”level”
information are synchronized through the use of Level-Synchronizers.
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Figure 4.8: Digital Design Top Level
Synchronizers
Level-Synchronizers are basically the cascade of two or more Flip-Flops without
any combinational circuitry between them. This design ensures that the first flip-
flop exits its metastable state and its output settles before the following flip-flop
can sample it. The absence of any combinational logic between the flip flops is
an important requirement since the first flip flop of a synchronizer is sensitive to
combinatory logic glitches. If a glitch is long enough, there will be the possibility
that it can meet the setup-and-hold requirements of the first flip-flop. In this case,
the synchronizer will pass a false-valid indication to the downstream logic in the
new clock domain. With this solution, synchronized signals will be valid in the new
clock domain after two clock edges. The drawback is the injection of two or more
clock cycles of delay in the new clock domain.
Edge-Synchronizers detect the rising edge of the input to the synchronizer and
generates a clockwide, active-high pulse. The input pulse width has to be greater
than the period of the synchronizer clock. In fact these synchronizers do not work
if the input signal is a single clockwide pulse entering a slower clock domain.
Step Counter
This block is basically an edge-triggered counter. It increases the content of the
step register each time it detects a positive edge in the signal Change Step. In this
way the software routine is able to communicate to the hardware system the value
of the step that has to be performed. Reset Count n is its active-low reset signal.
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DSP Generator
This block implements the change of the input code when triggered through the
Run signal. The new code will be the sum of the old one plus the value of the
step register. This value will be available to the output of this block each time a
synchronization signal comes from the ADC signal generator.
Feedback Disabler
Since our intention is to test the system behaviour with and without the feedback
loop correction, a block that permits to choose between the two possibilities has to
be implemented. The feedback disabler block is a simple controller according to the
digital input Disable Feedback Chain, turns on and off the action of the feedback
loop. This block has also the task to stop and resume the streaming of the ADC
digital signals, and manages the synchronization issues during the stop-and-resume
of the feedback loop.
Serial Communication
In order to analyze better the system behaviour a serial communication protocol
is implemented in the digital design. This protocol communicates to the software
routine the 24-bit data, correspondent to the DAC in signal and to the ADC Fb
signal through a serial stream. This communication is performed once for DSP
period (111 µs).
ADC Signal Generator
The ADC signal generator block provides the required signals in order to drive
the ADC of the chip. This module is configurable in SLOW and FAST operative
mode and consequently generates the proper timing sequence in order to condition
the ADC to perform the conversions. This block generates also the signal that
makes available the refresh of the input code in the DSP generator block. When
the feedback loop is disabled this block stops the generation of the timing sequence.
4.6.3 Controller
The digital Integral-Controller is described in VHDL through a Finite State Machine
(FSM). It presents the following inputs:
• Clk 50 MHz is the input clock of the system;
• Reset N: active-low reset;
• Enable is the signal that enables the block at a frequency of 2.25 MHz;
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• DSP in 〈11 : 0〉 is the 12-bit input signal of the output stage which comes
from the DSP generator;
• DSP dv is a synchronism generated to notify when a DSP In data is available
at the input of the integrator;
• ADC Fb 〈11 : 0〉 is the 12-bit digital signal coming from the ADC converter
of the feedback chain;
• ADC dv is a synchronism generated to notify when a ADC Fb data is avail-
able at the input of the integrator.
The output signal is:
• DAC In 〈11 : 0〉, the 12-bit input signal of the DAC on the chip.
Moreover this block has the following parameters:
• N max is the parameter that selects the minimum gain available in the gain-
scheduling function (1/2Nmax);
• Threshold is the error value which regulates the scheduling among the avail-
able integral gains of the controller;
• Threshold agg is the parameter that determines the minimum DSP input
step which causes the stop of the controller;
• Threshold react determines the value of the error which causes the restart
of the controller action;
• Fast Slow N is a configuration parameter which indicates the operative mod-
ality of the controller between FAST and SLOW.
The task of the controller is to interpret the present error and perform the proper
correction. The temporal period in which this correction is performed changes
depending of the operative modality.
In both the modalities the FSM machine presents the following states:
• Idle: FSM starting state;
• DSP Data Ready: it is the state in which the controller evaluates the in-
coming input value and decides if tostop or to continue its action according
to the selected Threshold agg parameter;
• ADC Data Ready:in this state the controller decides if its action has to
be resumed after a stop, by the comparison of the present error with the
parameter Threshold react. If not previously stopped the controller refreshes
the error register and calculates the required correction;
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Figure 4.9: Slow and Fast FSM State Diagrams
• Correction: it is the state in which the correction becomes available to the
output signal of the controller; the entry in this state depends on the operative
mode of the controller.
Slow FSM
In this modality the feedback loop operates only once within a DSP cycle. The
correction is performed with the arrival of the next input code. For these reasons,
as figure 4.9 shows, the transition to the Correction state from the ADC Data Ready
state happens with the arrival of the DSP dv signal.
Fast FSM
In the Fast operative mode the feedback loop operates five times within a DSP
cycle. Consequently the corrections are performed each time a new ADC Fb data
is available. The state diagram of the Fast FSM shows that the transition condition
regulated by the DSP dv signal is disappeared. This FSM structure is not optimized,
but it is implemented to be as similar as possible to the Slow-FSM, in order to
instantiate the two modalities within the same VHDL entity.
Safety Blocks
Two more simple digital blocks are added to this digital design.
The first block is necessary to avoid the action of the controller when the output
voltage value is in the saturation ranges of the output driver. In the saturation
ranges, the system is not controllable, in fact it is impossible for the output driver
to reach values which are outside its operative range. Moreover the action of the
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controller in these ranges is not required, since they are reserved to the diagnostics
of the fault conditions. If the controller is not stopped in these ranges, its integral
register will immediately reach its saturation value. These results in two issues:
firstly the probability of successive overshoots/undershoots when the system reaches
the controllable region (windup problem). Secondly, there is the possibility that the
action of the controller is sufficient enough to change the output voltage of a value
which can interact with the diagnostic feature implemented with the failure bands.
The insertion of an ADC converter in the system has given the possibility to
monitor the output voltage value, but this possibility has been used only to perform
the error corrections. A solution to get out the most from this possibility, is to
implement a block able to interact with the overall functionality of the system
depending on the read value. This block monitors the temporal evolution of the
difference between the input and the output values of the output stage. If this
difference is greater than a programmable threshold for a long time, a fault condition
is detected and the output stage will be turned off.
However, this is a preliminar safety feature; the monitoring of the output value
can be successively used to implement a more articulated diagnostics. This dia-
gnostics can permit different actions in relationship to the gravity of the detected
issue. Moreover, in the test phase it will permit to investigate with more precision
about the origins of a detected fault, giving help to the designers in order to identify
the weaknesses of the system.
4.7 Mixed Signal Simulations
The successive phase of the thesis workflow is the verification of the implemented
HDL code.
In this phase, the HDL code is imported in the Cadence environment in order
to perform mixed-signal simulations which are necessary to validate the algorithm,
and to observe the behaviour of the system.
The simulation plan involves the same tests made with the mathematical model,
in order to notice eventual analogies or differences. The response of the system to
two different input steps is shown in figure 4.10. The behaviour of the system seems
to be similar to the one observed in the model simulations phase. In this case the
error injected is a combination of the intrinsic error of the DAC electric model, and
it is increased with a voltage generator placed on the output pin.
Figure 4.11 shows a simulation realized to validate the ADC signal generator
module. This figure shows the two phases of the SAR analog-to-digital conversion,
the high value of the track signal identifies the tracking phase, while the SAR
algorithm acts when this signal is low.
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Figure 4.10: Mixed Simulations Results - Step Responses
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SAR conversion phases
Figure 4.11: ADC Conditioning Validation

Chapter 5
Evaluation and Measurements
This chapter illustrates the structure of the evaluation software, and provides a
description of each made measurement. In the end, the results of the measurements
are shown and critically discussed pointing out the reached performances.
5.1 Intro to LabVIEW
LabVIEW (Laboratory Virtual Instruments Engineering Workbench) is a National
Instruments development environment for a visual programming language.
Its graphical programming language is named ”G”. It was originally released for
the Apple Macintosh in 1986 and then ported on other platform such as Microsoft
Windows, Unix, Linux and Mac OS X. It is commonly used for data acquisition,
instruments control or for industrial automation. LabVIEW provides the possibility
of an easy creation of user interfaces called front panels, during the development
phase of the software. LabVIEW programs and routines are called Virtual instru-
ments (VI). Each VI can be hierarchically organized through the use of subroutines
and sub-VIs. LabVIEW variables are divided in three categories: controls, indic-
ators and constants. Controls are input variable which allow the user to supply
information to the VI. Indicators are output variables which indicate and display
the results of the VI. Constants are fixed variables not editables at run-time. A VI
has three components: a front panel, a block diagram, and a connector panel.
The front panel is built with controls and indicators and it is used to manage
the input variables, to control the execution of the program and finally to display
the output variables of the VI. Block diagrams contain the graphical source code
of the software routine. It is composed of variables and functions that describe the
flow-diagram of the VI. All of the objects placed on the front panel will appear
on the back panel as terminals. Block diagrams contain structures and functions
which perform operations on controls and supply data to indicators. The structures
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and functions are found on the Functions palette and can be placed on the block
diagram. Controls, indicators, structures and functions which compose the block
diagram are referred to nodes which are connected to one another using wires.
The Connector panels are used to display a sub-VI nested in a higher level
calling VI. From these panels, users can define which inputs and outputs of the
called sub-VI are available on the higher level VI. G language is an inherently
parallel language: each VI is executed parallely to another. In order to reach a
sequential flow, sequence structures need to be specified in the block diagram.
The graphical approach also allows non-programmers to build programs by drag-
ging and dropping virtual representations of lab equipment with which they are
already familiar. The LabVIEW programming environment makes it simple to cre-
ate small applications. However this is a benefit on one side, but there is also a
certain danger of underestimating the experience needed for high-quality G pro-
gramming. For complex algorithms, it is important that the programmer organizes
the software using a strongly hierarchical structure in order to maintain a sufficient
readability of the implemented code.
The main advantage of LabVIEW in our purposes is the possibility to manage all
the required laboratory instruments, via GPIB interface. GPIB (General Purpose
Interface Bus) is a 24-channel parallel communication protocol, that has become
a de facto standard for automated instruments control. This port permits a bi-
directional flow of data between the instruments and the PC, which is mainly used to
automatically perform a change in instrument settings and to transmit the acquired
data to the PC.
5.2 Evaluation Software
5.2.1 Overview
The implementation of an automated measurement system is important to perform
a preliminary investigation of the realized system and to the successive characteriz-
ation of its behaviour. In our system the evaluation software has to drive the labor-
atory setup depending on the received orders from the PC. This laboratory setup
is composed of GPIB-interfaced instruments and NI-PCI DAQ interfaces linked to
the two boards: the evaluation board and the FPGA-based board.
The FPGA-based board is driven from the digital signals coming from the di-
gital channels of the NI PCI-6534 interface. The digital design is then able to
perform the necessary stimulation of the system. The response to this stimulation
is acquired from the instruments linked to the evaluation board. The instruments
settings and the evaluation board setup are properly predisposed depending from
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the measurement that has to be performed. Then the acquired data are submitted
from the instruments to the PC and listed in text files in order to be analyzed.
The LabVIEW programming phase has involved two main moments: a debug
phase and a characterization phase.
5.2.2 Debug Software
In the first phase a debug software routine has been implemented in order to validate
the overall behaviour of the system. This routine provides the turn-on of the system
and calls a sub-VI routine that permits to control the test structure implemented in
the FPGA-base board. From the front panel of this sub-routine is possible to drive
the inputs of the output stage and analyze their step response. Rising and falling
variable steps can be performed. Furthermore the system can be analyzed enabling
or disabling the feedback loop.
During this phase, the response of the system has been analyzed in a twofold
way. On the one hand a scope probe monitors the evolution of the output voltage
value, on the other hand the test structure communicates with the software routine
through the serial communication protocol.
In this way we can have the possibility to monitor the output analog evolution
through the scope channel placed on out pin, but also to acquire the contents of the
registers of the controller through the digital communication.
This communication submits to the PC the contents of the DAC in and ADC fb
registers at each step of the control algorithm. This stream of data is then decoded
from the software subroutine, acquired, and then displayed on a plot on its front
panel.(figure 5.1)
From this last investigation it is possible to understand the behaviour of the
system in relationship to the sensed error, acquiring its response in a text file.
5.2.3 Characterization Software
The second programming phase has involved the realization of a bunch of meas-
urement routines nested in the main evaluation software. Each of these routines
can be selected from the front panel of the main VI, in order to perform or not
the selected measurements. Moreover, it is possible to select the load conditions
and the required supply voltage configurations, to select the device number and the
number of times that the measurement routine has to be performed. The main VI
manages the necessary operations in order to turn on the device, and control the
Thermostream system. This program has been used to characterize the behaviour
of the system and perform a parameter analysis against temperature deviations.
The main VI can be configured to test the direct chain of the output stage, or the
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Figure 5.1: Debug Software Front Panel
system with the feedback loop enabled. In the complete characterization routine
the software performs a complete measurement of the system in every load and sup-
ply configurations at the three temperatures. From the front panel of the main VI
(figure 5.2) it is possible to follow the measurements in real-time, detecting possible
issues or bad functionalities. However all the acquired data are stored, catalogued
properly and exported to text files.
5.3 Measurements Description
The measurements of interest in this characterization are mainly the static para-
meters that have been measured in the previous chip.
Our aim is to achieve a complete characterisation in terms of linearity paramet-
ers, offset and drift rejection in order to make a comparison and understand the
achieved performances. For this purpose, it is important to characterize the chip
behaviour in its two configurations: enabling and disabling the feedback loop. The
characterization of the direct chain is crucial in order to have a starting point regard-
ing the performance of the realized chip. Once it is characterized, the measurements
of the digitally-controlled output stage will be compared to the first results.
These parameters are derived from the same measurement routine: the output
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Figure 5.2: Characterization Software Front Panel
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stage behaviour is analyzed acquiring the output voltage value for each input code
of the whole dynamic. During each step of this staircase the values of the output
voltage and of the supply are acquired in differential mode referring it to ground.
Firstly this acquisition was performed with the analog channels of the PCI-6034.
This device guarantees an accuracy of ±108µV . In order to obtain a better accuracy
we have decided to use two digital multimeters, which, in the same configuration,
they can achieve ±10µV . The parameters derived from this set of measurements
are:
• DNL: expressed in LSB as the difference between the actual step height
and the ideal value of 1 LSB. Its minimum and maximum value is evaluated
between 4% and 96% of VDD;
• INL: expressed in LSB and calculated as the deviation of the values on the
actual transfer function from the best fit line. Its minimum and maximum
value is evaluated between 4% and 96% of VDD;
• Gain: expressed in mV and calculated as the slope of the Best Fit Line;
• Offset: expressed in mV and calculated as the intercept of the Best Fit Line;
• Output Ratiometricity error: expressed as percentage of the VDD and
calculated with the formula 1.5.Its minimum and maximum value is evaluated
between 4% and 96% of VDD;
• Output Voltage Temperature Drift expressed in mV and calculated with
the formula 1.6.
The Best Fit Line is the line that best matches the measurements of the output
driver response, it is calculated with a linear interpolation. We decided to maintain
the same measurement setup of the previous chip, in order to be able to compare
those measurements. The other measurements which have been performed involve
the output step response time to rising and falling input steps. In fact it is important
to evaluate how the action of the control algorithm interacts with the responsiveness
of the output stage.
5.4 Measurements Results
The debug phase has substantially confirmed the behaviour of the mathematical
modeling of the system. The performances of a group of controllers have been ana-
lyzed in terms of settling time, and susceptivity to noise . However a final choice for
the parameters of the controllers has not be made. Several parameters have been
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Parameter +25◦C -40◦C +150◦C
Gain [mV ] 1.22 1.22 1.22
Maximum INL [LSB] 2.17 2.12 2.21
Minimum INL [LSB] -2.26 -2.21 -2.25
Maximum DNL [LSB] 0.51 0.56 0.86
Minimum DNL [LSB] -0.56 -0.56 -0.89
Table 5.1: Direct Chain Linearity Parameters
Parameter +25◦C -40◦C +150◦C
Gain [mV ] 1.22 1.22 1.22
Maximum INL [LSB] 1.6 1.62 2.55
Minimum INL [LSB] -2.04 -2.11 -2.21
Maximum DNL [LSB] 0.61 0.96 0.71
Minimum DNL [LSB] -0.78 -0.77 -0.86
Table 5.2: Feedback Loop action on Linearity Parameters
fixed, while others have been left programmable, looking forward to further invest-
igation. The reason of this fact is the trade-off between settling time and robustness
to noise susceptivity. Fixing all the parameters during this phase would mean to
limit the performance of the system in terms of settling time and responsiveness.
In fact there is no preliminary knowledge about the noise entity in the final version
of the chip. A reduction of the noise entity may open to the evaluation of the use
of controllers that have demonstrated an unacceptable behaviour with the present
noise level.
The analysis of the linearity parameters on five different devices are shown in
table 5.1 . In this table the ranges of value of INL and DNL for one configuration
for each temperature are shown. The results show an improvement in terms of
absolute value, if compared to the previous device. However, table 5.2 shows that the
action of the feedback loop on these parameter is almost negligible. The substantial
ineffectiveness of the action of the feedback loop on the linearity parameters is due
to the fact that the internal DAC contained in the SAR ADC has almost the same
performances of the DAC of the direct chain. Since the ADC is the reference of the
loop action, it is not possible to achieve better performances maintaining this ADC
converter.
This behaviour is confirmed by the plots of figure 5.3 which shows the DNL
and INL parameters of a single device, against temperature deviations within the
dynamic of interest (4-96% VDD).
Moreover the output ratiometric error is always in the range [−0.1,+0.08]%VDD
for all the load configurations. The measurements show that, also with this para-
meter, the effect of the feedback loop is negligible. The results of the measurements
104 Chapter 5. Evaluation and Measurements
Figure 5.3: INL and DNL analysis
Output step response Loop Disabled Loop Enabled
Rising 62.74µs 65.52µs
Falling 61.40µs 61.70µs
Table 5.3: System Step Response
regarding the response time to input steps are shown in table 5.3. The measure
detects the time that the system requires to reach the 90 % of VDD in case of a
rising input step, or to drop to 10% in case of a falling step. As the table shows the
control system does not influence the responsiveness of the system to these stimuli.
The analysis of the measurements of offset and thermal drift shows the main
improvement due to the action of the feedback loop.
Table 5.4 shows the measured offset on a single device, as the temperature
changes, when the feedback loop is enabled or not. As the table shows, the offset
value varies more when the temperature is high and its value is massively reduced
when the feedback loop is enabled. This trend is confirmed in all the five measured
devices.
The last analysis confirms the effectiveness of the feedback loop on the rejection
of the thermal drift.
The measurements which involved the output driver, and the DAC, evaluated
separately, have confirmed that the driver is the main responsible of the injection
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Temperature Offset Loop Disabled Offset Loop Enabled
+25◦C 7.8 mV 2.79 mV
+150◦C 16.64 mV 4.33 mV
-40◦C 7.61 mV 2.47 mV
Table 5.4: Offset Analysis
Figure 5.4: DAC vs Driver Thermal Drift Contribution
of the offset thermal drift. As we see from figure 5.4, the drift of the DAC is
insignificant if compared to the one of the output driver.
The plot of figure 5.5 can help to understand the action of the feedback loop on
this parameter. When the loop is disabled, the thermal drift contribution at 150◦C
is always greater than 8mV and can reach 10mV; at -40◦C this contribution is less
important but still present.
The loop action is able to reduce this drift contribution, limiting its range to
values less than 2mV. Another aspect of this action can be seen in figure 5.6 and
figure 5.7. The first figure shows the action of the feedback loop on the drift between
the output values corresponding to the same input code at 150◦C and -40◦C, while
the second shows a particular of the characteristic of the output stage. In this last
figure it is possible to appreciate the reduction of the gap due to the thermal drift.
This results in the reduction of the output thermal drift from 0.6% VDD of the
previous chip to about 0.04% of this solution.
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Figure 5.5: Loop Action On Thermal Drift
Figure 5.6: Loop Action On Thermal Drift II
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Figure 5.7: Loop Action On Thermal Drift III
5.5 Conclusions
The workflow of this thesis has involved the design, the realization and the successive
evaluation of an output stage for automotive applications.
The target of this work was to design a system able to achieve an improvement
of the performances of the current solution.
The thesis workflow has led to a preliminary analysis of the performances of
the present output stage solutions, in order to deeply study the behaviour of these
systems and select the target of possible improvements. The main weakness of the
present solution is the presence of a large output thermal drift.
Our target was to deeply reduce this non-ideality and, at the same time, to
realize and characterize a new system able to be the starting point for future de-
velopments. The main news of the proposed solution, if compared to the state of
the art, is the presence of an ADC and of a digital controller within the system
structure. In fact the system is structured in a feedback control loop, based on the
ADC rereading of the output value.
The twofold aim of this structure was to improve the performances of the output
stage and to enhance its safety features. With the information acquired thorugh the
rereading the output value, it has been possible to perform corrections able to give
a performance enhancement, to improve the diagnostics of faults and the overall
safety features of the chip.
The system has been preliminary modeled inside the Simulink environment in
order to validate the conceptual idea of the system. The thesis work has evolved
with the production of a chip, the design of a PCB board, the development of a
digital FPGA-based design and a LabVIEW software programming phase which
was necessary in order to automate the measurements.
The validation of the system has been performed through a mixed signal simu-
lation plan, and with a successive laboratory investigation based on measurements.
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The measurements results have pointed out an important improvement in terms
of drift and offset rejection.
As far as the linearity parameters, they have been improved if compared to the
previous chip, but they are not influenced by the action of the loop.
However this was predictable: in fact the action of the loop takes the ADC
transfer function as its reference. Since the linearity parameters of the DAC and
of the internal DAC, which is included in the SAR ADC, are similar, there is no
possibility that the system can improve these parameters. Anyway, the analysis and
the characterization of the proposed architecture open to future developments.
As it results from our project, the loop can help the output stage to reach sat-
isfactory performances through the action of the controller corrections. It follows
that possible further analysis can be made in order to investigate about the capab-
ility of the system to work with a direct chain (DAC and output driver) with lower
performances and smaller areas as a result. This analysis can be realized including
in the FPGA digital system a distortion generator able to modify the input code to
the chip output stage, simulating distorsions and non-idealities. If our assumptions
prove to be true we can work on a system enhancing better linearity performances
through the improvement of the ADC.
In fact the effort needed for an improvement of a high-voltage cell, as the output
driver, would be stronger than that one necessary to the improvement of a low-
voltage cell like the ADC. In these days a new chip with this improvement is under
laboratory tests.
Lastly, future developments can be achieved by extending the diagnostic fea-
tures of the system. With the rereading of the output value there is the possibility
to develop a more accurate and articulated diagnostics of faults. A more articulated
diagnostic system allows different actions in relationship to the gravity of the de-
tected issue. In the test phase this will permit to investigate, more precisely, about
the origins of a detected fault, giving aid to the designers to identify the weaknesses
of the whole system.
Bibliography
[1] C. Schmidt, ”Automotive electronics - enabling the future of individual mobility”,
in Proc. IEEE Int. Electron Devices Meeting IEDM 2007.
[2] Giuseppe Pasetti, ”High-Voltage Integrated Circuits design and validation for
automotive applications” Engineering Ph.D.School ”Leonardo da Vinci”, Uni-
versity of Pisa, 2011.
[3] National Instruments, ”What is the ISO 26262 Functional Safety Standard?”,
2012. http://www.ni.com/
[4] Reactive Systems, ”Achieving ISO 26262 Compliance with Reactis”, 2012.
http://www.reactive-systems.com/
[5] 4S Group, ”Overview of Functional Safety and of ISO 26262”,
http://www.4sgroup.eu/
[6] Texas Instruments, ”Understanding Data Converters”, Application Report,
Mixed Signal Products,1995
[7] Melexis, AMS, Infineon Product datasheets, http://www.melexis.com/,
http://www.ams.com, http://www.infineon.com/
[8] P.Bruschi, Appunti di ”Progettazione Mixed-Signal” University of Pisa, 2011.
[9] Christian C.Enz, Gabor C. Temes, ”Circuit Techniques for Reducing the Ef-
fects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and
Chopper Stabilization”, in Proc. IEEE, VOL.84, NO. 11, 1996.
[10] Walt Kester, ”Basic DAC Architectures I: String DACs and Thermometer
(Fully Decoded) DACs”, Analog Devices, 2009.
[11] Walt Kester, ”Basic DAC Architectures III: Segmented DACs”, Analog
Devices, 2009.
[12] Walt Kester, ”Which ADC Architecture Is Right for Your Application?”, Ana-
log Dialogue 39-06, June 2005, http://www.analog.com/
109
110 Chapter 5. Bibliography
[13] Aidan O’Dwyer, ”PI and PID controller tuning rules: an overview and personal
perspective”, Dublin Institute of Technology, 2006.
[14] Rudy Van De Plassche, ”Integrated Analog-To-Digital and Digital-To-Analog
Converters”, Kluver Academic Publishers, 2nd ed.2003.
[15] Tim Wescott, ”PID without a PhD”, FLIR Systems, 2000.
[16] Jinghua Zhong, ”PID Controller Tuning: A Short Tutorial”, Mechanical En-
gineering, Purdue University, 2006.
[17] M.Lungmair, R.Froriep, FKuplent, L.Langhans, ”Result-Adaptive PID
(RAPID) Control improves Laserscanner Positioning”, Baasel Lasertech;
[18] V.P.Arikatla, J.A.Abu Qahouq, ”Adaptive digital proportional-integral-
derivative controller for power converters”, Department of Electrical and Com-
puter Engineering, Alabama University, 2011.
[19] Altium, Simulink, LabVIEW Tool References, http://www.altium.com/,
www.mathworks.it/products/simulink/, www.ni.com/labview/
